RusosPatentes.com

Method of managing observation clustering when filtering frequency-modulated signals. RU patent 2453990.

FIELD: information technology.

SUBSTANCE: invention relates to radio engineering and can be used to filter information processes transmitted using frequency-modulated signals. The method involves prediction of the estimate of the modulating signals on the i-th (i=1, 2,…) extrapolation interval with duration h; determining on that interval the derivative of the reference radio signal dependant on said predicted estimate, synchronously with time sampling of said derivative and the input signal with frequency F>1/h, determining products of their readings; generating a signal on the i-th extrapolation interval which is proportional to the sum of these products; improving the predicted estimate of the modulating signal using said sum; frequency-modulation, using the predicted estimate of the modulating signal, of a pulsed signal which controls sampling of the input signal and the derivative of the reference radio signal.

EFFECT: high processing accuracy owing to adaptive clustering of observations when filtering frequency-modulated signals.

4 dwg

IPC classes for russian patent Method of managing observation clustering when filtering frequency-modulated signals. RU patent 2453990. (RU 2453990):

H03L7 - Automatic control of frequency or phase; Synchronisation (tuning of resonant circuits in general H03J; synchronising in digital communication systems, see the relevant groups in class H04)

G06F17/17 - Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method (interpolation for numerical control G05B0019180000)

Another patents in same IPC classes:

Quantum frequency standard on gas cell / 2452086
Device comprises, connected into an automatic frequency control closed ring, a tunable crystal oscillator, a unit for generating exciting and reference signals, a quantum discriminator unit and an automatic frequency control unit, a trigger device; the quantum discriminator unit comprises, on one optical axis, an electrodeless spectral lamp fitted with an inductor - plasma discharge exciter, a gas cell inside a microwave resonator, whose radio-frequency input is connected to the signal output of the unit for generating exciting and reference signals, and a photodetector; the device also has inductor for the electrodeless spectral lamp, a unit for generating an induction signal, which is in form of series-connected frequency multiplier with nominal frequency of the output signal in the range from 90 MHz to 300 MHz and a controlled power amplifier.

Digital computing synthesizer for multifrequency telegraphy / 2452085
Device comprises a reference generator 1, a delay unit 2; a shift register 3, a digital accumulator 4, a functional code-sine converter 5, a digital to analog converter (DAC 6), a low pass filter (LPF 7), a trigger 8.

Circuit device and method to measure clock signal shaking / 2451391
Method includes reception of a clock signal in a circuit of circuit device delay and detection of a clock signal value in a selected point in the delay circuit. The method also includes adjustment of the selected point, when the value does not specify detection of a clock signal front.

Code frame synchronisation method / 2450436
Code frame synchronisation method involves multiplication of a received input sequence consisting of several successive words by a noise-immune cyclic code verification polynomial and by a numerating sequence verification polynomial. Each word is a bitwise modulo 2 sum of the noise-immune cyclic code, a synchronising sequence and the numerating sequence. As a result, a synchronising sequence and noise-immune cyclic code syndrome sum is obtained, from which possible error vectors of the noise-immune cyclic code are determined beyond its error-correcting capability. The number of the numerating sequence is then determined, from which the possible end of the message block is determined for a threshold number of numbers. Each signal on the end of the message block is further checked for conformity with the true signal on the end of the message block through a message block decoding procedure and if the decoding result is positive, a final decision is made on code frame synchronisation of the message block.

Frequency stabilisation system for tunable cryogenerator / 2450435
Device contains tunable cryogenerator, phase detector, loop LCR low pass filter, reference frequency synthesizer in range of 10-30 GHz, at that phase detector is integrated at one integrated circuit with tunable cryogenerator and loop LCR filter is either integrated in the same integrated circuit or located nearby.

Synthesizer of frequency-modulated signals / 2449462
Synthesizer of frequency-modulated signals comprises a phase detector, a low pass filter, a controlled generator, a divider with an alternating division ratio (DADR), a reference generator, a divider with a fixed division ratio (DFDR), an information source, M (M>1) generators of sine and cosine components of manipulation frequencies, M scale amplifiers for sine outputs and M scale amplifiers for cosine outputs, the first and second switchboards, a controlled phase inverter, the first and second multipliers, a control unit, a summator, a quadrature signal shaper.

Method for phase lock-in of generated pulse sequence to external triggering pulse / 2447576
Method is related to conversion of delay into digital code with storage of output signals of multidrop delay line through which syncro clock wave passes at the moment of external triggering pulse arrival; received digital code is converted into multiplexor control signals in order to extract one signal from multidrop delay line with required delay time of syncro clock.

Digital frequency synthesiser / 2440668
Result is achieved due to introduction to digital frequency synthesiser of buffer amplifier-pulse shaper (31), the first counter-divider (32), the second counter-divider (33), the main counter-divider (34) and additional counter-divider (35).

Method to improve characteristics of synthesised high-frequency signals and digital computing synthesiser of multilevel signals for its realisation / 2440667
Digital computing synthesiser of multilevel signals is based on digital computing multilevel signals for reduction of the level of their side spectral components (SPC) and comprises a phase accumulator of multilevel signals, a digital to analog converter, a source of clock speed, which is made in the form of M reference generators and the first multichannel switch, a filter of output frequencies, which is made in the form of a circuit of multichannel highly selective frequency filtration and comprises two high-frequency multichannel switches and N band filters on surface acoustic waves.

Frequency synthesizer / 2434322
Frequency synthesizer includes voltage-controlled generator, two frequency dividers with variable division factor, two low pass filters, reference frequency signal source, two frequency dividers with fixed division factor, two frequency-phase detectors, controlled attenuator, switch, two synchronism indicators, logic matching circuit, D-trigger, dual-mode self-oscillator and microcontroller.

Digital multi-iterative filter / 2452080
Filter comprises difference units, correction units, adder units, delay circuits, matrix function units, shaping and readout unit of apriori data, regularisation parameter unit.

Forced inactivity in electric elements by modal perturbations / 2450348
Electric element having ports and linear electric properties characterised in matrix, which is impedance matrix, admittance matrix or dissipation matrix of electric element and connecting voltage applied to ports with current passing through these ports. Electric element has inactivity determined by means of parameters perturbation up to perturbated set of parameters provided that this perturbated set of parameters corresponds to function in Boolean values.

Digital predicting and differentiating device / 2450343
Digital predicting and differentiating device includes a unit for estimating first derivatives, having a subunit for calculating a first derivative at a second (n-1)-th reference point of process history consisting of three adders, the output of which is the third data output of the device, and a subunit for calculating a first derivative at the third (n-2)-th reference point of the process history consisting of three adders and a block of inverters, the output of the subunit being the fourth data output of the device.

Image reconstruction device / 2450342
Device has an image storage unit, a pixel storage unit, a turning unit, a vocabulary forming unit, a vocabulary storage unit, a processing unit, a priority calculating unit, turning unit, an adaptive form determination unit, a similarity search unit, a pixel averaging unit, an image filling unit and a clock pulse generator.

Method of detecting and eliminating pulse noise when processing images and apparatus realising said method / 2449355
Method of detecting and eliminating pulse noise when processing images involves comparing values of the original digital image with different threshold values. A set of penalties is then created for values of the original digital images exceeding the threshold values. The resultant penalty values are formed by adding separate penalty values for each reading. Readings whose resultant penalty values exceed the calculated threshold level are considered abnormal. Further, two-dimensional arrays of penalties are formed for each threshold level. Two-dimensional nonstationarity regions are determined and localised by a two-dimensional programmed detector with subsequent zeroing of the penalty values. The detected pulse noise values are eliminated by replacing them values of a first-order approximating surface on the localised regions.

Digital predictor / 2446454
Device has a smoothing unit consisting of an adder, inverters, comparators, counters, AND logic elements, a deviation ratio setting unit and a dynamic characteristic control unit, and a prediction unit comprising three subtractors, two prediction subunits and a register.

Apparatus for processing two-dimensional signals when reconstructing images / 2440614
Apparatus for processing two-dimensional signal when reconstructing images has an image storage unit, a pixel storage unit, a directory creating unit, a directory storage unit, a processing unit, a priority calculation unit, an adaptive form determining unit, a resemblance search unit, a pixel averaging unit, an image filling unit and a clock-pulse generator.

Method of rounding-off function codes / 2420799
Function codes are rounded-off to the nearest level and the obtained codes are stored. The optimality criterion code is calculated and stored. Starting with a certain initial number L of the function code, the direction of rounding-off this code is changed and the optimality criterion code is calculated. If the optimality criterion code falls, the changed value of the code is stored and a new value of the optimality criterion code is calculated and stored, otherwise the initial L-th function code and the initial optimality criterion code are stored, and calculation is moved on to the next number of the function code L+1, where it is checked whether the optimality criterion code falls in the same way as that when the L-th function code was changed. Further, the process is continued until the optimality criterion code does not fall in a sequence of n function codes, read from the code value in which the last fall in the optimality criterion code took place.

Image processing device based on two dimensional estimate multiplication method / 2406130
Device has a unit for storing input realisation, switches, approximation units, estimation storage units, arithmetic adder, a unit for storing useful component estimates, a control unit, a delay unit, a clock-pulse generator, two units for breaking down into intervals, each having a random number generator, a unit for averaging related values, a ranging unit and a register for storing random number samples. The control unit has a shift register for sampling column random numbers, a shift register for sampling row random numbers, a delay unit for sampling column random numbers, a delay unit for sampling row random numbers, a counter and a unit for checking conditions.

Device for signals processing / 2385489
Device comprises serially connected frequency filter, digitiser and unit of reduction to perfect instrument (RPI), intended for interpolation of counts supplied to its inlet, detection of weight of basic final duration of signals in inlet signal on the basis of interpolated counts decomposition into Fourier series by orthogonalised reactions of frequency filter into basic signals and for formation of outlet signal as a superposition of basic signals with account of their weight in inlet signal, besides versions of device include connection of noise suppression unit or serialy connected unit of signal growth speed assessment and normalisation unit between digitiser and RPI unit.

Digital recursive filter / 2257667
Device has sum forming blocks, matrix functions forming block, difference forming block, delay lines, apriori data output block.