RussianPatents.com

Hybrid microprocessor. RU patent 2359315.

FIELD: information technology.

SUBSTANCE: present invention relates to computer engineering and can be used in signal processing systems. The device contains an instruction buffer, memory control unit, second level cache memory, integral arithmetic-logic unit (ALU), floating point arithmetic unit and a system controller.

EFFECT: more functional capabilities of the device due to processing signals and images when working with floating point arithmetic.

4 cl, 4 dwg

IPC classes for russian patent Hybrid microprocessor. RU patent 2359315. (RU 2359315):

G06F9/30 - Arrangements for executing machine- instructions, e.g. instruction decode (for executing micro-instructions G06F0009220000; for executing subprogrammes G06F0009400000)

G06F7/57 - Methods or arrangements for processing data by operating upon the order or content of the data handled (logic circuits H03K0019000000)

G06F7/483 - Methods or arrangements for processing data by operating upon the order or content of the data handled (logic circuits H03K0019000000)

Another patents in same IPC classes:

Processing of message digest generation commands / 2344467
Command of message digest generation is selected from memory, in response to selection of message digest generation command from memory on the basis of previously specified code of function, operation of message digest generation, which is subject to execution, is determined, at that previously specified code of function defines operation of message digest calculation or operation of function request, if determined operation of message digest generation subject to execution is operation of message digest calculation, in respect to operand, operation of message digest calculation is executed, which contains algorithm of hash coding, if determined operation of message digest generation subject to execution is operation of function request, bits of condition word are stored in block of parameters that correspond to one or several codes of function installed in processor.

Digital signal processors with configurable binary multiplier-accumulation unit and binary arithmetic-logical unit / 2342694
Present invention pertains to digital signal processors with configurable multiplier-accumulation units and arithmetic-logical units. The device has a first multiplier-accumulation unit for receiving and multiplying the first and second operands, storage of the obtained result in the first intermediate register, adding it to the third operand, a second multiplier-accumulation unit, for receiving and multiplying the fourth and fifth operands, storage of the obtained result in the second intermediate register, adding the sixth operand or with the stored second intermediate result, or with the sum of the stored first and second intermediate results. Multiplier-accumulation units react on the processor instructions for dynamic reconfiguration between the first configuration, in which the first and second multiplier-accumulation units operate independently, and the second configuration, in which the first and second multiplier-accumulation units are connected and operate together.

Processing of message authentication control commands providing for data security / 2327204
Invention pertains to the means of providing for computer architecture. Description is given of the method, system and the computer program for computing the data authentication code. The data are stored in the memory of the computing medium. The memory unit required for computing the authentication code is given through commands. During the computing operation the processor defines one of the encoding methods, which is subject to implementation during computation of the authentication code.

Method and device for shuffling data / 2316808
In accordance to shuffling instruction, first operand is received, which contains a set of L data elements, and second operand, which contains a set of L shuffling masks, where each shuffling mask includes a "reset to zero" field and selection field, for each shuffling mask, if the "reset to zero" field of shuffling mask is not set, then data indicated by shuffling mask selection field are moved, from data element of first operand, into associated data element of result, and if "reset to zero" field of shuffling mask is set, then zero is placed in associated data element of result.

Expandable communication control means / 2313188
Expandable communication control means is used for maintaining communication between computing device and remote communication device. In a computer program adapted for using expandable communication control means, information about contacting side is found, and on basis of found contact information it is determined which types of transactions may be used for communication with contacting side at remote communication device. As soon as communication setup function is determined using contacting side information, communication setup request, associated with such a function, is dispatched to communication address. After receipt, expandable communication control means begins conduction of communication with remote communication device.

Configurable computing device / 2291477
Device consists of two computing device units, each of them divided into at least four subunits, which consist of a quantity of unit cells. Named units are spatially located so that the distance between unit cell of first unit and equal unit cell in the second unit is minimal. Computing device configuration can be changed using configurational switches, which are installed between device subunits.

Method for processing with use of one commands stream and multiple data streams / 2279706
System is disclosed with command (ADD8TO16), which decompresses non-adjacent parts of data word with utilization of signed or zero expansion and combines them by means of arithmetic operation "one command stream, multiple data streams", such as adding, performed in response to one and the same command. Command is especially useful for utilization in systems having a data channel, containing a shifting circuit before the arithmetic circuit.

Three-cascade commutation system / 2359313
Present invention relates to computer engineering and communications. The system contains input, intermediate and output cascades of corresponding commutation units X, R, Z (X=1,…,x, R=1,…,r, Z=1,…,z). Data inputs of the X units of input cascade form data inputs of the system. Data outputs of the Z units of the output cascade form data outputs of the system. The system works in three modes: tuning, where there is searching and setting up communication channels, information transfer, complete or partial break up of communication channels. The process of setting up new communication channels takes place on the background of information transfer on channels set up earlier. Thirteen control inputs are used to control the system.

Device of logical and arithmetical operations with discrete and analog values of zeros and units / 2356090
Invention is related to computer engineering and may be used for realisation of both logical and arithmetical operations with discrete and analog values of zeros and units. Device comprises analog subtractors, analog multipliers and analog summator.

Device for calculation of location intensity value in fully connected matrix systems in case of directive transmission of information / 2356085
Invention is related to the field of computer engineering and is designed for modeling of tasks in design of computer systems (CS). Device contains matrix from m lines and n columns of uniform medium elements, n blocks of units counting, block of maximum detection, summator, memory block, block for intensity calculation comprising pulse generator, lines decoder, decoder of selected module, multiplexor of selected element, two counters of lines, two counters of columns, group from m counters of intensity values, group from m RS-triggers, mode trigger, group of m blocks of prohibition elements, two AND elements, three OR elements, group from m OR elements.

Device for calculation of location intensity value in fully connected matrix systems / 2356084
Invention is related to the field of digital computer engineering and is designed for modeling of combinatory tasks in design of computer systems (CS). Device contains matrix from m lines and n columns of uniform medium elements, n blocks of units counting, block of maximum detection, summator, memory block, block for intensity calculation comprising pulse generator, lines decoder, decoder of selected module, multiplexor of element selection, decoder of selected module, counter of lines, counter of columns, group from m counters of intensity values, group from m prohibition blocks, group of m RS-triggers, group from m OR elements.

Logical calculator / 2353967
Logical calculator is intended for implementation of n simple symmetric Boolean function depending on n arguments - input binary signals- and can be used in computer engineering digital systems as code conversion facility. The device contains n closing keys, n opening keys, n AND elements, n OR elements and n D-triggers.

Mechanism for provision of output of data-controlled command line / 2351976
In mechanism for provision of data-controlled command line output, every object-oriented command inputs syntactically analysed object for processing and output of another syntactically analysed object for processing of the next command. Mechanism is serviceable for direct formatting and further processing of commands on the basis of received syntactically analysed object type. For type of syntactically analysed object information is received about the format, such as outline, display properties, etc. Information on forms may be described in XML document. This mechanism uses one or more commands for output processing, such as commands of format, commands of marking, commands of transformation and output commands. These commands of output processing may be placed within the limits of conveyor by different method in order to achieve desired output results.

Relational processor / 2346322
Relational processor is designed to perform relation algebra operations and may be used in non-numeric machine design. Device comprises n comparators, n-input AND element, 2-input EXCLUSIVE OR element, n 2-input AND elements, n m-bit bus drivers.

Enhanced time code for multimedia presentations / 2345402
Invention concerns granting of numbers of the enhanced temporary code for devices of multimedia which make multimedia presentation content. The dilated time code which can be presented in the table of temporary conformity, for example such which use on the carrier of data, such as DVD is entered unique, and can be presented separately from devices of multimedia. Such table of temporary conformity is associated to earlier existing information file or give as an exchanging file of the dilated information which includes the inherited information file.

Time references for multimedia objects / 2342692
Present invention pertains to coupling time with multimedia objects, and more specifically, to provision for time references for multimedia objects. These elements are linked to other elements, which can be part of another external document. Elements of the external document are grouped in time packages, which are set forth when the elements are to be played back, when elements of separate documents are to be played back, and when multimedia objects are to be played back. Other documents can assume playback synchronisation based on the link to the separate document. The external document can contain a listener element, which reacts on an event, acting on the elements in the separate document.