RussianPatents.com

Method for assembly of high-power integrated circuit. RU patent 2267187.

Method for assembly of high-power integrated circuit. RU patent 2267187.

FIELD: electronic industry, applicable in manufacture of high-power semiconductor devices and high-power integrated circuits, hybrid ones inclusive; the invention is mainly oriented to the assembly of high-power integrated circuits in metal-glass and metal-ceramic casings.

SUBSTANCE: the circuit leads are soldered by the group method and their main part is positioned on the same side on which the crystal is positioned, the preset remoteness of the free ends of the leads from the board is provided, in the process of soldering the variation of the distance between the components being soldered is controlled, on one installation designed for soldering out of inner conductors with a definite cross-sectional area, and/or on one installation designed for soldering of boards, and/or on one installation for soldering of crystals during one production cycle effected is respectively the soldering out of the inner conductors and/or soldering of boards, and/or soldering of crystals of various circuits, the possibility of simultaneous delivery of semifinished items different in type and/or class of the circuits is provided.

EFFECT: provided economically effective limited pliable production of high-power integrated circuits of a wide range.

 


 

IPC classes for russian patent Method for assembly of high-power integrated circuit. RU patent 2267187. (RU 2267187):

H01L27 - Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate (details thereof H01L0023000000, H01L0029000000-H01L0051000000; assemblies consisting of a plurality of individual solid state devices H01L0025000000)
H01L25 - Assemblies consisting of a plurality of individual semiconductor or other solid state devices (devices consisting of a plurality of solid state components formed in or on a common substrate H01L0027000000; assemblies of photoelectronic cells H01L0031042000)
Another patents in same IPC classes:
Solar cells incorporating light-accumulating circuits Solar cells incorporating light-accumulating circuits / 2264677
Proposed solar cell noted for high effectiveness of more than 5% has first light accumulating circuit incorporating first substrate that carries first electrode and layer of light-accumulating bars electrically connected to first electrode. Each of light-accumulating bars incorporates polymer of formula(I): X1 - (Xm + 1)m, (I) where m is at least 1 and may constitute from two, three, or four to 20 and more; X1 is charge separation group (and preferably porphyrinic monocycle that may be, essentially, one ligand of double-tier sandwich compound) in excited state with energy equal to or lower than that of X2; and groups of X2 to Xm + 1 are, essentially, chromophores (and again , they are preferably porphyrinic monocycles).
Resistive photosensor signal shaping device Resistive photosensor signal shaping device / 2263374
Novelty in proposed device is that resistive photosensors are made of heteroepitaxial layers of different forbidden gap. Circuit set up of compensating charge capacitor connected to its potential recovery switch is connected to each integrating capacitor and through series-connected compensation addressing switch and feedback switch, to circuit transferring charge portion from charge compensating capacitor to integrating capacitor. Connected to each amplifier integrating capacitor is comparator whose output is connected to gate electrode of feedback switch and to complementing input of counter-register each of whose bits is connected to array of memory locations controlled by circuit affording exchange of addresses between counters and memory, data write and read buses of data on their transfer from counter to memory and vice versa. Memory locations are connected to counter-register bits. Device has memory readout addressing circuit and multiplexed readout buses for transferring digital data to digital outputs.
Memory alloy location Memory alloy location / 2263373
Proposed memory array location that possesses both electrically programmable nonvolatile memory item properties and rectifying properties with characteristics providing for electrical isolation of location in array without enlarging its size has first-layer conducting bus disposed on substrate that electrically insulates it from other first-layer conducting buses of array; second-layer conducting bus intersecting first-layer conducting bus; insulating layer, 3 to 100 nm thick, separating first- and second-layer buses; insulating slot in the form of open end of insulating layer in vicinity of intersection of first-layer buses and edges of second-layer ones; variable-conductance material which is placed in insulating slot and changes its conductivity as electron flow is passed through this material; and medium above insulating slot surface affording exchange of variable-conductance material particles. Conducting bus of one of layers is made of p or n semiconductor.
Cmos photodetector cell Cmos photodetector cell / 2262775
Circuit set up of two photodiode elements 1, 2 has recovering MOS transistor 3 whose drain is connected to power bus E and source, to input of source follower built around two transistors 12, 13; connected in addition in each element are coupling gates 4, 7, storage gates 5, 8, and transmission gates 6, 9 which are charge intercoupled within each element and charge coupled with photodiodes 1, 2; there is also n+ region 10, 11 connected to power bus E and charge coupled with transmission gate 6, 9; storage gates of two elements are interconnected and connected to source of transistor 3; coupling and transmission gates 4 and 6 of one element, respectively, are connected to transmission and coupling gates 9 and 7, respectively, of other element; coupling gate 4 of one element is connected to gate of transistor 3.
Integrated-circuit field-effect transistor using dimensional energy quantization Integrated-circuit field-effect transistor using dimensional energy quantization / 2257642
Proposed integrated-circuit field-effect transistor designed for use in very large-scale integrated circuits incorporates provision for high mobility of electrons in channel at their high concentration, as well as for ensuring pentode output characteristics of short-channel transistor enabling the development of integrated-circuit logic gates around it thereby implementing three processing-compatible alternatives of transistors having different transfer current-voltage characteristics. Newly introduced in proposed integrated-circuit field-effect transistor that has semi-insulating GaAs substrate, semiconductor GaAs layer of inherent polarity of conductivity, semiconductor AlGaAs layers, metal gate, semiconductor drain and source layers of second polarity of conductivity, drain and source metal contacts, semiconductor drain and source layers of second polarity of conductivity are semiconductor GaAs layer of inherent polarity of conductivity, semiconductor AlGaAs layers of inherent polarity of conductivity, semiconductor AlGaAs layer of second polarity of conductivity, highly doped semiconductor gate region of second polarity of conductivity, all enabling use of dimensional energy quantization and energy layer displacement from quantum well.
Cmis photodetector Cmis photodetector / 2251760
Circuit of CMIS photodetector incorporates photosensitive gate and following control MIS transistors: recovery transistor whose drain is connected to power bus and source, to input of source follower built around two transistors; coupling transistor whose source contacts photosensitive gate channel; source of recovery transistor is connected to photosensitive gate and drain of coupling transistor, to additional power supply. Control pulses arriving at input of recovery transistor and gate of coupling transistor provide for extraction of charges of two adjacent frames from photosensitive gate channel.
Method for manufacturing vacuum integrated circuit with components of electronic valve type and vacuum integrated circuit Method for manufacturing vacuum integrated circuit with components of electronic valve type and vacuum integrated circuit / 2250534
Proposed method involves use of semiconductor substrate having plurality of micropoints disposed according to vacuum integrated circuit layout. Conductor and insulator plasma streams are alternately conveyed to substrate. Conductor plasma stream is produced by exciting series of pulsed vacuum arcs of length τ and space T between plasma generator cathode and anode. Insulator plasma stream is produced by injecting reactive gas. Atoms and ions whose energy in transport is over eU2 are removed from conductor and insulator plasma streams. Potential barrier of eU2 < eU1 is formed above end of each of plurality of micropoints for insulator plasma ions and for conductor plasma ions whose energy is lower than eU2 in the form of plurality of closed equipotential surfaces of potential U2. Insulator plasma and conductor plasma are condensed on external end of equipotential surfaces and plurality of closed spaces whose shape is dictated by shape of closed equipotential surfaces are used as bulbs of electronic valves.
Heterogeneous substance (heteroelectric) for acting on electromagnetic fields / 2249277
Proposed substance related to materials acting on electromagnetic fields so as to control and change them and can be used for producing materials with preset optical, electrical, and magnetic characteristics has in its composition active-origin carrier in the form of clusters of atoms, nanoparticles, or microparticles, its insulating function being checked in the course of manufacture; this function is characteristic controlling interaction between substance and electromagnetic field.
Thermometer system and method for manufacturing data integrated circuit for thermometer system Thermometer system and method for manufacturing data integrated circuit for thermometer system / 2247442
Proposed thermometer system has data integrated circuit and external measuring circuit. Data integrated circuit has base that carries fast-response and lagging heat-sensing elements built around thermistors mounted on solid-body substrate and used for measuring temperature of medium and wall of location under check, respectively, as well as power leads for connecting heat-sensing elements to external measuring circuit. The latter is provided with comparison unit and display unit. Fast-response heat-sensing element is connected to first input of display unit and lagging one, to second input of comparison unit. Substrate is made of semiconductor material. Newly installed in external measuring circuit are adder as well as first and second transducer amplifiers. Fast-response heat-sensing element is connected to first input of comparison unit and to that of adder through first transducer amplifier. Lagging heat-sensing element is connected to second input of comparison unit through second transducer amplifier. Comparison unit output is connected to second input of adder and output of the latter, to input of display unit either directly or through switching unit. Method for manufacturing data integrated circuit includes formation of thermistors of fast-response and lagging heat-sensing elements on solid-body substrate, attachment of heat-sensing elements to integrated circuit base, and their connection to power leads of external measuring circuit. Thermistors are formed by applying thermistor layer onto semiconductor substrate followed by forming microprofiles. Metal is deposited on contact pads and the latter are connected to respective heat-sensing elements. Substrate section to suit location of fast-response heat-sensing element is removed or blind hole is etched therein and contact pads are connected to power leads embedded in integrated circuit base.
Memory device and its manufacturing process Memory device and its manufacturing process / 2247441
Proposed memory device is built around memory locations incorporating memory transistor whose gate electrode is disposed on top end of substrate between source and drain regions and separated from semiconductor material by insulator incorporating memory layer between boundary layers. Gate electrode is disposed in groove made in semiconductor material between source and drain regions; memory layer is disposed at least between source region and gate electrode as well as between drain region and gate electrode. Each of gate electrodes passes current through conducting track that functions as word bus. Source and drain regions of one memory location function at the same time as drain and source regions of adjacent memory location, respectively. Word buses run across grooves.
Method for producing multilevel thin-film integrated circuits Method for producing multilevel thin-film integrated circuits / 2264676
Proposed method includes formation of conductor patters in conductor layers and windows in insulator layers by way of photolithography and production of multilayer integrated circuit from conductor and insulator layers incorporating provision for inter-level commutation in the form of electrical connections obtained in insulator layer windows; integrated circuit is formed by sequential alignment of separate single-level thin-film boards and arrangement of permanent links in windows of insulator layers of these boards combining functions of inter-level commutation and physical fixation (mechanical connection) by means of, for instance, sections of conductor layers placed in relative contact condition provided according to desired layout above windows during formation of conductor patters; if physical strength of integrated circuit is found insufficient, its formation is accompanied by production of permanent links in additional windows of insulator layers to function as physical fixation only, for instance by microwelding conductor layer sections brought in mutual contact, these sections being made according to desired layout during formation of conductor pattern above additional windows without including them in mentioned pattern; in the process integrated circuit is formed through both types of windows whose axes are aligned during alignment of boards; for increasing number of boards being interconnected they are formed through windows whose axes in combined boards are spaced apart to reduce sag in conductor layer sections being connected including formation of permanent links in contacting conductor layer sections made in through windows of intermediate boards according to desired layout. This method is suited for use in production of multilevel integrated circuits with wide range of layer thicknesses and is compatible with commonly used integrated-circuit manufacturing technology.
Method for producing multilevel thin-film integrated circuits Method for producing multilevel thin-film integrated circuits / 2264676
Proposed method includes formation of conductor patters in conductor layers and windows in insulator layers by way of photolithography and production of multilayer integrated circuit from conductor and insulator layers incorporating provision for inter-level commutation in the form of electrical connections obtained in insulator layer windows; integrated circuit is formed by sequential alignment of separate single-level thin-film boards and arrangement of permanent links in windows of insulator layers of these boards combining functions of inter-level commutation and physical fixation (mechanical connection) by means of, for instance, sections of conductor layers placed in relative contact condition provided according to desired layout above windows during formation of conductor patters; if physical strength of integrated circuit is found insufficient, its formation is accompanied by production of permanent links in additional windows of insulator layers to function as physical fixation only, for instance by microwelding conductor layer sections brought in mutual contact, these sections being made according to desired layout during formation of conductor pattern above additional windows without including them in mentioned pattern; in the process integrated circuit is formed through both types of windows whose axes are aligned during alignment of boards; for increasing number of boards being interconnected they are formed through windows whose axes in combined boards are spaced apart to reduce sag in conductor layer sections being connected including formation of permanent links in contacting conductor layer sections made in through windows of intermediate boards according to desired layout. This method is suited for use in production of multilevel integrated circuits with wide range of layer thicknesses and is compatible with commonly used integrated-circuit manufacturing technology.
Method for assembly of high-power integrated circuit Method for assembly of high-power integrated circuit / 2267187
The circuit leads are soldered by the group method and their main part is positioned on the same side on which the crystal is positioned, the preset remoteness of the free ends of the leads from the board is provided, in the process of soldering the variation of the distance between the components being soldered is controlled, on one installation designed for soldering out of inner conductors with a definite cross-sectional area, and/or on one installation designed for soldering of boards, and/or on one installation for soldering of crystals during one production cycle effected is respectively the soldering out of the inner conductors and/or soldering of boards, and/or soldering of crystals of various circuits, the possibility of simultaneous delivery of semifinished items different in type and/or class of the circuits is provided.
No-potential power module of enhanced insulating voltage No-potential power module of enhanced insulating voltage / 2274928
Proposed power module that can be built around diodes, thyristors, transistors, and other semiconductor devices has base, leads, case, and cermet board that mounts semiconductor component; arranged in tandem between semiconductor component and base are capacitive voltage divider assembled of minimum two cermet boards interconnected to organize electric circuit set up of minimum two series-connected capacitors and temperature compensator connected through one contacting surface to bottom cermet board and through other one, to module base; dimensions of temperature compensator effective surface follow those of cermet board metal plating contacting this temperature compensator; thickness of the latter should equal at least insulating gap length between edge of bottom board and that of its metal-plated surface.
Light-emitting device Light-emitting device / 2281583
Proposed light-emitting device that can be used in computer engineering, power engineering, railway and automobile transport, as well as in other industries for developing and manufacturing shared screens, information boards, miscellaneous lighting devices, and the like has panel made in the form of matrix formed by lines and columns with contact pads disposed at intersection points of odd-numbered lines and columns to receive light-emitting devices. Contact pads of adjacent lines are interconnected by means of jumpers disposed in even-numbered lines and columns. Adjacent jumpers in even-numbered lines and columns are spaced apart by means of through slots.
Light source Light source / 2285312
Proposed light source is made in the form of monolithic hybrid integrated circuit placed in package of standard lamp base and optically transparent light guide accommodating chips of emitting p-n junctions disposed on heat-transfer base; each chip is joined with cylindrical projection of light guide having conical depression on butt-end.
Structural member Structural member / 2290718
Proposed structural member, for instance semiconductor component, has first integrated circuit disposed on second integrated circuit, both bearing first and second metal coatings facing one another, respectively, on one of their main surfaces. First metal coated areas are designed to electrically interconnect first and second integrated circuits. Newly introduced second metal coated areas are designed as additional electric functioning surfaces made beyond substrates of first and second integrated circuits.
Microwave hybrid integrated circuit Microwave hybrid integrated circuit / 2290719
Proposed microwave hybrid integrated circuit has hole in heat-transfer metal base directly under insulating substrate hole, its sectional area being commensurable with the latter hole, which accommodates part of heat-transfer metal insert; the latter is connected to side surfaces of insulating substrate holes and to heat-transfer metal base; clearance between them is smaller than or equal to 0.4 mm and height of heat-transfer metal insert is smaller than or equal to total thickness of heat-transfer metal base and insulating substrate by height of semiconductor device chip.
Light-emitting device incorporating light-emitting components (alternatives) Light-emitting device incorporating light-emitting components (alternatives) / 2295174
Proposed light-emitting device has insulating substrate that carries plurality of GaN based light-emitting diode components. Plurality of light-emitting diode components are disposed on insulating substrate in the form of two-dimensional structure. Light-emitting diode components are assembled in first and second groups of equal number of components; first and second groups are inserted between two electrodes in parallel opposition for AC power supply. Electrode on one light-emitting diode component of first group is electrically connected and is common to electrode of one of light-emitting diode components of second group adjacent to one of mentioned light-emitting diode components of first group. Each group can be likewise assembled in the form of zigzag structure.
High-power hybrid microwave integrated circuit High-power hybrid microwave integrated circuit / 2298255
Proposed device has transistors in the form of chips with flat heavy-current leads. Current-carrying metal base has projection aligned with insulating substrate hole and disposed in this hole, its height being such that its upper surface is flush with face side of insulating substrate. Depression provided on upper surface of projection is of through type on end of flat heavy-current leads of chip of one of transistors connected to metal coat of topological pattern. At least one contact pad provided with and connected to plate readily conducting heat and electricity is made on upper surface of heat-conducting metal base at least on one end of chip of one of transistors, its size being equal to or greater than 0.3 x 0.3 mm. This metal plate has at least one groove holding chip of other transistor; it is through groove on side of heavy-current leads connected to metal coat of topological pattern; it is of same size as the latter and its bottom thickness is 0.1-0.5 mm. Other flat heavy-current leads of transistor chips are connected to projection on heat-conducting metal base.
Module package and power semiconductor module Module package and power semiconductor module / 2298857
Proposed power semiconductor module package is assembled of two electrically insulated components attached to one another. First of mentioned package components has at least two holes to pass power leads and depression in the form of slit. At least two isolating walls between holes are provided on package surface perpendicular to the latter. One isolating wall is part of second package component out of mentioned ones; it is inserted into depression in first mentioned package component; at least one second wall out of mentioned isolating walls is part of first package component. Isolating walls placed between holes passing two power leads provide for compact arrangement of leads.
© 2013-2014 Russian business network RussianPatents.com - Special Russian commercial information project for world wide. Foreign filing in English.