RusosPatentes.com

Analogue-digital zero current sensor. RU patent 2460134.

FIELD: information technology.

SUBSTANCE: device has a signal source, an input four-terminal network, an adder, an integrator, a relay element, a switch element, a four-terminal feedback network, a nonlinear link with a dead zone, two univibrators, a count pulse generator, an adding counter, a memory register, a digital comparator, a binary signal source, a delay element and logic elements AND, OR and NAND.

EFFECT: high accuracy of operation of the sensor.

4 dwg

IPC classes for russian patent Analogue-digital zero current sensor. RU patent 2460134. (RU 2460134):

H03M1 - CODING, DECODING OR CODE CONVERSION, IN GENERAL (using fluidic means F15C0004000000; optical analogue/digital converters G02F0007000000; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. G01D, G01R, G06F, G06T, G09G, G10L, G11B, G11C, H04B, H04L, H04M, H04N; ciphering or deciphering for cryptography or other purposes involving the need for secrecy G09C)

G06G7/12 - Arrangements for performing computing operations, e.g. amplifiers specially adapted therefor (amplifiers in general H03F)

Another patents in same IPC classes:

Digital-to-analogue converter / 2459352
Digital-to-analogue converter (DAC) has a direct current generating unit whose inputs are inputs of the DAC, a photodetector, a signal amplifier whose output is the output of the DAC, a set of light-emitting diodes whose number is equal to the capacity of the DAC, and lying at a distance from the photodetector depending on the weight of their digital binary bit, and a mirror lying in parallel to the plane of the photodetector and the set of light-emitting diodes.

Soft decision apparatus and method / 2458462
Soft decision apparatus and method are used to output a soft decision value for each bit of each symbol, used when decoding each symbol, as a value which corresponds to a function value obtained by applying a predetermined function for each bit to the sampling value of each symbol in accordance with the demodulated signal such that probability distribution of the sampling value in each symbol point is a Gaussian distribution. The function for each bit approaches a curve which expresses probability that each bit is equal to 1 or 0 for the sampling value of each symbol of the demodulated signal, and is also defined using a quadratic function.

Integrating voltage analogue-to-digital conversion method / 2457617
Method is based on generating a sequence of conversion time cycles of fixed duration, in each of which three unfolding functions are generated; the informative time interval is selected and converted to a digital code, wherein to generate a first unfolding function from the moment in time corresponding to the beginning of each conversion cycle, the sum of the input voltage and the reference voltage of positive polarity is integrated and the current integral valve is subtracted from the positive threshold voltage; in order to generate a second unfolding function, the sum of the input voltage and the reference voltage of negative polarity is integrated and from the moment in time corresponding to the equality of values of the unfolding functions, the value of the unfolding function is recorded, which is equal to the value of the positive threshold voltage, and to generate a second unfolding function, the sum of the input voltage and the reference voltage of positive polarity is integrated, from the moment in time corresponding to the middle of each cycle of fixed duration a third unfolding function is generated via integration of the sum of the input voltage and the reference voltage of negative polarity and summation with the negative threshold voltage of the current integral value, and from the moment in time corresponding to equality of values of the second and third unfolding functions, the value of the third unfolding function is recorded, which is equal to the value of the negative threshold voltage; the duration of informative time intervals is defined as the difference between time intervals for integrating reference voltages of positive and negative polarity, respectively.

Method and apparatus for generating multi-antenna transmission precoding codebook / 2455761
Invention relates to a multiple input multiple output (MIMO) communication system and particularly to codebook information in a MIMO communication system. The apparatus for generating a codebook includes a codebook generator. The codebook generator is configured to generate a 4-bit precoding codebook for eight transmitting antennae for use in a closed-loop single-user MIMO (SU-MIMO) scheme. According to aspects of the present invention, it is possible to generate a precoding codebook for use in systems with eight transmitting antennae.

Channel decoding using a-priori information in channel-map messages / 2454795
Method involves generating a hypothesis specifying a set of bit values of the encoded data bits based on a-priori information regarding at least one of: content of a MAP message and a parameter of related transmission, and decoding the transmission by eliminating from consideration sets of decoded bits which are inconsistent with the specified bit values and selecting, as output, decoded bits which are consistent with the bit values specified by the hypothesis.

Method and apparatus for channel encoding and decoding in communication system using low-density parity check codes / 2454794
Invention relates to a communication system using Low-Density Parity-Check (LDPC) codes and particularly apparatus and method for channel encoding/decoding in order to generate LDPC codes with different lengths of the codeword and different coding speeds from the LDPC code, given in higher-order modulation. In the encoding method, the modulation scheme for transmitting symbols is determined; the shortening pattern is determined based on the determined modulation scheme; columns corresponding to the information word in the parity-check matrix of the LDPC code are grouped into a plurality of column groups; the column groups are ordered; the range of the resultant word, which is desirably obtained by shortening the information word, is determined; based on the range of the resultant information word, group after group in the ordered column groups of the information word are shortened according to the shortening pattern; and LDPC encoding is performed over the shortened information word.

Digital communications system / 2454793
In a digital communication system, the count sign is not transmitted and instead of 7, all 8 codeword bits are used to transmit the count modulus, which reduces quantisation noise by 6 dB, thus increasing voice quality at the receiving side. The transmitting side includes a half-wave rectifier which transmits only positive counts at the output and a negative count restorer at the receiving side.

Method of encoding control information in wireless communication system, as well as method and apparatus for transmitting and receiving control information / 2453992
Invention relates to a method and apparatus for transmitting control information in a wireless communication system using a low-density parity-check code (LDPC). The number of LDPC blocks, through which posteriori overhead L1 must be transmitted, is determined according to the total number of bits of the posteriori overhead L1. The number of input data bits of each LDPC block is calculated when the defined number of LDPC blocks is more than one. The number of decimation bits from parity bits of each LDPC block is determined based on the modulation order. The frame, which includes one or more LDPC blocks, formed during the previous steps, is transmitted.

Open loop precoder cycling in mimo communications / 2452129
Plural bit streams are modulated into multiple data symbol vectors. Each vector has a transmission rank with one vector for each MIMO channel. Transmission rank is the number of elements in a data symbol vector corresponding to the number of data streams being transmitted in parallel over each MIMO channel. The multiple data symbol vectors are preceded into multiple precoded symbol vectors using a plurality of precoder cycling sets, one set for each transmission rank including multiple different precoders. The precoders in each precoder cycling set are well-separated with respect to a plurality of distance measures. The precoding includes precoding each data symbol vector of a transmission rank with a precoder belonging to the precoder cycling set of that transmission rank. The precoded symbol vectors are then transmitted over the MIMO channels.

Methods and systems for codeword to layer mapping / 2452088
In a transmitter or transceiver, codewords from HARQ processes can be mapped or assigned to various layers for transmission and/or retransmission of information on a radio channel. Exemplary versions provide for various mappings which facilitate, for example, HARQ processes. For example, a codeword (700 OR 720) can be mapped onto a plurality of layers (702, 704 or 722, 724, 726) which are equal in number to a channel rank of a radio channel to be used for the transmission.

Multi-zone analogue-discrete current sensor / 2459249
Multi-zone analogue-discrete current sensor has a first and a second operating four-terminal network, a group of switch elements equal to the number n of relay elements, a pulse generator, a univibrator, a first and a second NOT logic element, a first and a second three-input AND logic element, a delay element, a first and a second binary counter, a first and a second memory register, an arithmetic-logic unit, which compares codes, counts the number of '0' and '1' signals, and also performs the inhibit function if the number of '0' and '1' signals is not equal.

Signal mixer / 2452010
Signal mixer comprises a multiplying Hilbert cell, the first and the second output transistors of the channel "Y", the first and second dividing separators, from the first to the third current-stabilising dipoles, a load circuit, the first and second additional transistors.

Analogue mixer of two signals with output cascode / 2450353
Analogue mixer of two signals with an output cascode comprises an input multiplying Gilbert cell, the first and second output transistors, the first and second load resistors, the first and second additional resistors, the first and second current-stabilising dipoles.

Analogue mixer of two signals / 2450352
Analogue mixer of two signals comprises an input multiplying Gilbert cell, the first and second additional transistors, the first and second load resistors, the first and second additional resistors, the first and second dipoles with low differential resistance by AC, the first and second circuits of static mode setting, the first and second additional current-stabilising dipoles.

Device for the knapsack problem solution / 2443013
FIELD: computational engineering. SUBSTANCE: additional groups of m fifth I elements, a delay element, a trigger, a group of elements, a group of sixth registers were introduced, wherein the output of each of them being connected to the first input of the fifth I elements group, the second input of which is connected to the startup unit, the delay element input is connected startup unit, its output being connected to the first trigger input and the second input of which is connected to the counter overflow output and the output being connected to the second I element input. EFFECT: enhanced the functional capabilities of the device with reference to fast determination of optimum knapsack filling with various items in such a the total value of the knapsack is as large as possible, its total weight being fixed. 1 dwg, 1 dwg

Discrete-analogue device / 2432611
Device has five analogue multipliers, four analogue subtractors and three analogue adders.

Discrete-analogue device / 2427036
Device has first and second analogue subtractors, first and second analogue multipliers and an adder. Analogue values (one or zero) or discrete values (with logic level one or zero) enter first, second and third data inputs in parallel. An additional data input of device "1" from which the value of the signal entering the third data input of the device is subtracted.

Discrete-analogue device / 2422897
Discrete-analogue device has a first, a second, a third, a fourth, a fifth, a sixth, a seventh, an eighth, a ninth and an extra data input, a first, a second, a third, a fourth, a fifth, a sixth, a seventh, an eighth, a ninth, a tenth, an eleventh, a twelfth and a thirteenth analogue subtracter, as well as a first, a second, a third and a fourth analogue multiplier, the extra data input of the device "1" is the first data input of the first-thirteenth analogue substracter.

Multi-zone roll-out converter / 2422896
Multi-zone rolling out converter has a first electrical power source, series-connected input signal source and roll-out amplifier, consisting of series-connected first adder and an integrator, the output of which is connected to a group of n main relay elements, where n≥3 is an odd number, the outputs of which are connected to a second adder whose output if connected to the second input of the first adder. The output of the fist electrical power source is connected to the roll-out amplifier and specifically to power terminals of the first and second adders, the integrator and power terminals of the main relay elements. The disclosed converter also includes an output stage consisting of (n≥3), where n is an odd number, extra optocouples connected in series to extra relay elements and a third adder, as well as a second electrical power source.

Analogue multiplier of voltages / 2396595
Device comprises the first source of the first multiplied voltage ux, the second source of the first multiplied voltage ux antiphased to the first source, the first and second antiphased sources of the second multiplied voltage uy, the first, second, third and fourth input transistors, the first and second current-stabilising two-terminal networks, the first load element, new connections are included - base of the second inlet transistor is connected to the first source of the second multiplied voltage uy, base of the fourth inlet transistor is connected to the second source of the second multiplied voltage uy, besides between emitter of the first input transistor and bus of power supply source there is the first additional capacitor connected by alternating current, and between emitter of the third input transistor and bus of power supply source there is the second additional capacitor connected by alternating current.

Device for estimating level of approach of placement to optimal one / 2246755
Device has matrix of m rows and n columns for homogenous environment, maximum detection block, adder, memory block, n blocks for counting units, block for estimating channels load levels, containing pulse generator, element selection multiplexer, element selection decoder, row selection decoder, m OR elements, m triggers, m counters of channel load, row number counter, column number counter, group of m blocks of forbidding elements.