RusosPatentes.com

Signal mixer. RU patent 2452010.

FIELD: radio engineering.

SUBSTANCE: signal mixer comprises a multiplying Hilbert cell, the first and the second output transistors of the channel "Y", the first and second dividing separators, from the first to the third current-stabilising dipoles, a load circuit, the first and second additional transistors.

EFFECT: reduced voltage of supply compared to a prototype by at least 1 volt when using a single-phase signal along a channel.

8 dwg

IPC classes for russian patent Signal mixer. RU patent 2452010. (RU 2452010):

H03F3/45 - Differential amplifiers

G06G7/12 - Arrangements for performing computing operations, e.g. amplifiers specially adapted therefor (amplifiers in general H03F)

Another patents in same IPC classes:

Precision operational amplifier / 2450425
Precision operational amplifier comprises an input differential cascade, a current mirror, an output transistor, the first and second circuits of potential matching, a current-stabilising dipole, from the first to the fourth additional transistors, an additional p-n transition.

Precision operational amplifier / 2450424
Precision operational amplifier comprises an input complementary differential cascade on n-p-n and p-n-p transistors, the first and second current mirrors, a complementary buffer amplifier, the first and second output transistors of n-p-n type, the first and second output transistors of p-n-p type.

Complementary differential amplifier / 2450423
Complementary differential amplifier comprises the first and second input transistors, the first and second current mirrors, an additional current mirror, the first and second output transistors, the first and second additional transistors, an auxiliary transistor.

Analogue mixer of two signals with output cascode / 2450353
Analogue mixer of two signals with an output cascode comprises an input multiplying Gilbert cell, the first and second output transistors, the first and second load resistors, the first and second additional resistors, the first and second current-stabilising dipoles.

Analogue mixer of two signals / 2450352
Analogue mixer of two signals comprises an input multiplying Gilbert cell, the first and second additional transistors, the first and second load resistors, the first and second additional resistors, the first and second dipoles with low differential resistance by AC, the first and second circuits of static mode setting, the first and second additional current-stabilising dipoles.

Precision operational amplifier / 2449466
Precision operational amplifier comprises an input differential cascade, the first and second output transistors, an additional transistor, a current-stabilising dipole, an additional source of reference current, a forward-based p-n transition, a buffer amplifier.

Precision operational amplifier / 2449465
Precision operational amplifier comprises an inlet complementary differential cascade, from the first to the third output p-n-p transistors, from the first to the third n-p-n transistor, an additional p-n-p transistor, an additional n-p-n transistor, a complementary buffer amplifier.

Differential operational amplifier with paraphase output / 2449464
Differential operational amplifier with a paraphrase output comprises the first and second input transistors, from the first to the fourth current-stabilising dipoles, the first and second current mirrors, the first and second additional transistors, the first and second additional resistors.

Differential operational amplifier with paraphase output / 2446556
Differential amplifier (DA) comprises the first (1) and second (2) input T, bases of which are connected to inputs (3) and (4) of the device, the first (5) current-stabilising dipole connected between the emitter of the first (1) input T and the bus of the first (6) supply source (SS), the first (7) and second (8) output T, collectors of which are connected to the bus of the second (9) SS, emitters are connected to appropriate outputs (10), (11) of the device and are connected to each other via two serially connected first (12) and second (13) resistors of a feedback circuit, the first (14) dipole of a collector load connected between the base of the first (7) output T and the bus of the second (9) SS, the second (15) dipole of the collector load connected between the base of the second (8) output T and the bus of the second (9) SS. The circuit includes the first (16) and second (17) additional T with combined bases, the emitter of the first (16) additional T is connected to the emitter of the first (1) input T, the emitter of the second (17) additional T is connected to the emitter of the second (2) input T and is connected to the bus of the first (6) SS via the first (18) additional current-stabilising dipole, the collector of the first (16) additional T is connected to the base of the first (7) output T, the collector of the second (17) additional T is connected to the base of the second (8) output T, besides, emitters of the first (7) and second (8) output T are connected to the bus of the first (6) SS via appropriate first (19) and second (20) auxiliary dipoles, and the common unit of serially connected first (12) and second (13) feedback resistors is connected to the bases of the first (16) and second (17) additional T.

Differential operational amplifier / 2446555
Differential amplifier comprises the first (1) and second (2) input transistors, combined emitters of which are connected to the first (3) source of supply via the first (4) current-stabilising dipole, a current mirror (5), a common emitter output of which is connected to the second (6) source of supply, the first (7) output transistor, the emitter of which is connected to the second (6) source of supply, the collector is connected to the device output (8) and via the second current-stabilising dipole (9) is connected to the first (3) source of supply, and the base is connected to the output of the current mirror (5) and the collector of the second (2) input transistor, besides, the collector of the first (1) input transistor is connected to the input of the current mirror (5). The circuit includes the third (10) and fourth (11) input transistors, emitters of which are connected to emitters of the first (1) and second (2) input transistors, the collector of the fourth (11) input transistor is connected to the collector of the second (2) input transistor, bases of the second (2) and fourth (11) input transistors are connected, bases of the third (10) and first (1) input transistors are connected to each other, the collector of the third (10) input transistor is connected to the second (6) source of supply, the base of the first (12) additional transistor is connected to the base of the first (7) output transistor, the emitter of the first (12) additional transistor is connected to the bus of the second (6) source of supply, the collector of the first (12) additional transistor is connected to the emitter of the second (13) additional transistor, the base of the second (13) additional transistor is connected to the collector of the first (1) input transistor, and the collector of the second (13) additional transistor is connected to the first (3) source of supply, besides, the current transfer ratio of the current mirror (5) is close to two units.

Device for the knapsack problem solution / 2443013
FIELD: computational engineering. SUBSTANCE: additional groups of m fifth I elements, a delay element, a trigger, a group of elements, a group of sixth registers were introduced, wherein the output of each of them being connected to the first input of the fifth I elements group, the second input of which is connected to the startup unit, the delay element input is connected startup unit, its output being connected to the first trigger input and the second input of which is connected to the counter overflow output and the output being connected to the second I element input. EFFECT: enhanced the functional capabilities of the device with reference to fast determination of optimum knapsack filling with various items in such a the total value of the knapsack is as large as possible, its total weight being fixed. 1 dwg, 1 dwg

Discrete-analogue device / 2432611
Device has five analogue multipliers, four analogue subtractors and three analogue adders.

Discrete-analogue device / 2427036
Device has first and second analogue subtractors, first and second analogue multipliers and an adder. Analogue values (one or zero) or discrete values (with logic level one or zero) enter first, second and third data inputs in parallel. An additional data input of device "1" from which the value of the signal entering the third data input of the device is subtracted.

Discrete-analogue device / 2422897
Discrete-analogue device has a first, a second, a third, a fourth, a fifth, a sixth, a seventh, an eighth, a ninth and an extra data input, a first, a second, a third, a fourth, a fifth, a sixth, a seventh, an eighth, a ninth, a tenth, an eleventh, a twelfth and a thirteenth analogue subtracter, as well as a first, a second, a third and a fourth analogue multiplier, the extra data input of the device "1" is the first data input of the first-thirteenth analogue substracter.

Multi-zone roll-out converter / 2422896
Multi-zone rolling out converter has a first electrical power source, series-connected input signal source and roll-out amplifier, consisting of series-connected first adder and an integrator, the output of which is connected to a group of n main relay elements, where n≥3 is an odd number, the outputs of which are connected to a second adder whose output if connected to the second input of the first adder. The output of the fist electrical power source is connected to the roll-out amplifier and specifically to power terminals of the first and second adders, the integrator and power terminals of the main relay elements. The disclosed converter also includes an output stage consisting of (n≥3), where n is an odd number, extra optocouples connected in series to extra relay elements and a third adder, as well as a second electrical power source.

Analogue multiplier of voltages / 2396595
Device comprises the first source of the first multiplied voltage ux, the second source of the first multiplied voltage ux antiphased to the first source, the first and second antiphased sources of the second multiplied voltage uy, the first, second, third and fourth input transistors, the first and second current-stabilising two-terminal networks, the first load element, new connections are included - base of the second inlet transistor is connected to the first source of the second multiplied voltage uy, base of the fourth inlet transistor is connected to the second source of the second multiplied voltage uy, besides between emitter of the first input transistor and bus of power supply source there is the first additional capacitor connected by alternating current, and between emitter of the third input transistor and bus of power supply source there is the second additional capacitor connected by alternating current.

Zero current sensor / 2390906
Zero current sensor includes in-series connected control signal source, the first four-pole device, summator, integrator, the first relay element the output whereof through the second four-pole device is connected to the second input of summator, in-series connected proportional-differentiating element, demodulator, smoothing filter, the second relay element the output of which is connected to output terminal. Also to the device there introduced is non-linear element with dead zone, the input of which is connected to output of integrator, and output is connected to the third input of summator; at that, input of proportional-differentiating element is connected to output of the first relay element.

Analogue voltage multiplier / 2383054
Invention relates to radio engineering. The analogue voltage multiplier has a first source of the multiplied voltage ux, a second source of the first multiplied voltage which is antiphase to the first source, a voltage uУ - current converter connected to the source of the second multiplied voltage uУ, which has first and second antiphase outputs, a first input transistor whose base is connected to the first source of the first multiplied voltage, a second input transistor whose emitter is connected to the emitter of the first input transistor and connected to the first output of the voltage uУ - current converter, and the collector is connected to the first output of the analogue signal multiplier and the first load element, a third input transistor whose base is connected to the second source of the first voltage multiplier , and the emitter is connected to the emitter of a fourth input transistor and the second output of the voltage-current converter, where the collector of the fourth input transistor is connected to the first output of the analogue voltage multiplier.

Device for estimating level of approach of placement to optimal one / 2246755
Device has matrix of m rows and n columns for homogenous environment, maximum detection block, adder, memory block, n blocks for counting units, block for estimating channels load levels, containing pulse generator, element selection multiplexer, element selection decoder, row selection decoder, m OR elements, m triggers, m counters of channel load, row number counter, column number counter, group of m blocks of forbidding elements.