RussianPatents.com

Loading/moving and copying commands for processor. RU patent 2292581.

Loading/moving and copying commands for processor. RU patent 2292581.

FIELD: computer engineering.

SUBSTANCE: processor contains first logical means for preserving set of bit groups into non-adjacent groups of storage cells and second logical means for storing a copy of a set of non-adjacent bit groups. In accordance to method, set of bit groups is saved to set of non-adjacent storage cells and set of non-adjacent bit groups is copied into remaining groups of bit storage cells. System contains memory and processor for storing first bit group in first and second storage cell groups and for storing second bit group in third and fourth storage cells. Device contains execution module for storing bits [31-0] in positions [31-0] and [62-32], bits [95-64] in positions [95-64] and [127-96] of destination register bits.

EFFECT: possible use of single command for moving/loading, which provides for loading and following copying of series of bits of operand of source to register of destination.

4 cl, 5 dwg

 


 

IPC classes for russian patent Loading/moving and copying commands for processor. RU patent 2292581. (RU 2292581):

G06F9/315 -
Another patents in same IPC classes:
Method for processing with use of one commands stream and multiple data streams Method for processing with use of one commands stream and multiple data streams / 2279706
System is disclosed with command (ADD8TO16), which decompresses non-adjacent parts of data word with utilization of signed or zero expansion and combines them by means of arithmetic operation "one command stream, multiple data streams", such as adding, performed in response to one and the same command. Command is especially useful for utilization in systems having a data channel, containing a shifting circuit before the arithmetic circuit.
Method and device for parallel conjunction of data with shift to the right Method and device for parallel conjunction of data with shift to the right / 2273044
Method includes in parallel with shift to left for 'L - M' data elements of first operand having first set of L data elements, second operand is shifted having second set of L data elements, to the right for M data elements, and aforementioned shifted first set is combined with aforementioned shifted second set for producing a result having L data elements.
Method and device for parallel conjunction of data with shift to the right Method and device for parallel conjunction of data with shift to the right / 2273044
Method includes in parallel with shift to left for 'L - M' data elements of first operand having first set of L data elements, second operand is shifted having second set of L data elements, to the right for M data elements, and aforementioned shifted first set is combined with aforementioned shifted second set for producing a result having L data elements.
Method for processing with use of one commands stream and multiple data streams Method for processing with use of one commands stream and multiple data streams / 2279706
System is disclosed with command (ADD8TO16), which decompresses non-adjacent parts of data word with utilization of signed or zero expansion and combines them by means of arithmetic operation "one command stream, multiple data streams", such as adding, performed in response to one and the same command. Command is especially useful for utilization in systems having a data channel, containing a shifting circuit before the arithmetic circuit.
Loading/moving and copying commands for processor Loading/moving and copying commands for processor / 2292581
Processor contains first logical means for preserving set of bit groups into non-adjacent groups of storage cells and second logical means for storing a copy of a set of non-adjacent bit groups. In accordance to method, set of bit groups is saved to set of non-adjacent storage cells and set of non-adjacent bit groups is copied into remaining groups of bit storage cells. System contains memory and processor for storing first bit group in first and second storage cell groups and for storing second bit group in third and fourth storage cells. Device contains execution module for storing bits [31-0] in positions [31-0] and [62-32], bits [95-64] in positions [95-64] and [127-96] of destination register bits.
Device for priority servicing of requests Device for priority servicing of requests / 2320001
Device contains request register, AND element, two OR elements, modulus two addition element, clock impulses generator, control trigger, counter, decoder, switches, additionally incorporated AND element, additionally incorporated OR elements, number of which is equal to capacity of request register.
© 2013-2014 Russian business network RussianPatents.com - Special Russian commercial information project for world wide. Foreign filing in English.