RussianPatents.com

Selector of two input currents difference module

IPC classes for russian patent Selector of two input currents difference module (RU 2520416):
Another patents in same IPC classes:
Switchover unit Switchover unit / 2517357
Switchover unit contains a source of control signal, an actuator electromagnetic relay, two control electromagnetic relays with a group of changeover contacts which control circuits are connected to buses of the respective data channels, a capacitor and a resistor.
Two-input Two-input "and" logic gate with multidigit internal signal presentation / 2513478
Invention relates to computer engineering and automation, and can be used in different automatic control, information transmission systems etc. The two-input AND logic gate with multidigit internal signal presentation includes first (1) and second (2) input current quanta I0 switches which are controlled by input logic voltage sources (3) and (4), a current-stabilising two-terminal element (5) connected between combined current outputs (6), (7) of the first (1) and second (2) input current quanta I0 switches and the power supply bus (8). Current outputs (6), (7) of the first (1) and second (2) input current quanta I0 switches are connected to the emitter of an additional transistor (9), the base of which is connected to a reference voltage source (10) and the collector is the logic current output of the device (11), wherein the current-stabilising two-terminal element (5) used is a reference current source whose output current is a multiple of the current quanta I0.
Device for protecting microchips from thyristor effect Device for protecting microchips from thyristor effect / 2510893
Invention relates to microchip electronics and can be used in radio-electronic ground, sea and aerospace location equipment.
Ternary d-trigger (versions) Ternary d-trigger (versions) / 2510129
In one of versions a ternary D-trigger with a record by level comprises a unit of ternary circuit technology and seven threshold elements of ternary logics.
Single-bit full adder with multidigit internal signal notation Single-bit full adder with multidigit internal signal notation / 2504074
Disclosed is a single-bit full adder with multidigit internal signal notation, having first, second and third input current I0 quanta switches having first, second and third current outputs, first, second and third input logic signal sources, first and second auxiliary reference current sources which control the status of the corresponding current I0 quanta switches, wherein the circuit includes first, second and third current mirrors, each having two inverting identical current outputs, and three additional current mirrors.
Control circuit Control circuit / 2468508
Control circuit for comparing two signal sequences and generating a dynamic signal upon equivalence of these sequences, having two signal amplifiers connected to a diode bridge, first and second optronic drivers connected in series to an output stage, having a pulse transformer with two output coils, one with a forward line for generating the control frequency and the other with reverse line for generating supply voltage for the first optronic driver. The circuit also has a buffer stage which generates a short voltage pulse for starting up the circuit and allowing passage of clock frequency to the second optronic driver for controlling the output stage. Two signal amplifiers transmit antiphase dynamic signals to the diode bridge, at the output of which supply voltage is generated for the second optronic driver and the output stage.
Universal device to input unipolar and differential digital signals Universal device to input unipolar and differential digital signals / 2440666
Universal device for input of unipolar and differential digital signals comprises a differential receiver, comprising two amplifiers-limiters for receipt of direct and inverse input signals and a shaper of an output logical signal, besides, the device includes a trigger, a delay element, a resistor divider, a controlled switch and two comparators for generation of logical signals from a direct input differential signal and accordingly from a unipolar input signal, besides, inputs of both comparators are connected to the direct input of the differential receiver, the input of the clock signal of the trigger is connected to the output of the first comparator via the delay element, the data input of the trigger is connected to the output of the second comparator, the input of the resistor divider is connected to the direct output of the trigger, the output of the resistor divider is connected to the input of the controlled switch, the output of the controlled switch is connected to the inverse input of the differential receiver, and the input of the controlled switch control is connected to the inverse output of the trigger.
High-input resistance ttl digital microcircuit analogue High-input resistance ttl digital microcircuit analogue / 2434321
TTL digital microcircuit has a CMOS digital microcircuit, a diode-resistor voltage divider for powering the microcircuit and an input voltage limiter. A drop in power voltage of the CMOS microcircuit leads to conformity of the input and output voltage levels of the CMOS microcircuit to TTL microcircuit levels. The input voltage limiter protects inputs of the CMOS microcircuit from input voltage which is higher than the supply voltage of the microcircuit.
Threshold element of ternary logic and devices on its basis Threshold element of ternary logic and devices on its basis / 2394366
Threshold element consists of two units: unit of emitter repeaters (ER) and m units of current switches (CS-1 - CS-m) connected parallel to ER. ER are based on n-p-n transistor Q2 and p-n-p transistor Q1, resistors R5 and R3. The first repeater is connected between busbar "COMMON" and supply bus "-E", the second one - between supply bus "+E" and "COMMON" busbar. Each unit of CS comprises two current switches based on n-p-n transistors Q4, Q6 and p-n-p transistors Q3, Q5. Currents of fixed value If are generated by current sources I1 and I2 connected accordingly to supply buses "+E" and "-E". Control of current switches is done from ER along bases of transistors Q3, Q4. Bases of transistors Q5, Q6 are connected to sources of reference voltage +e and -e. Invention also describes Double-input device "AND" of ternary logic, and Device "Ternary half-adder" arranged on the basis of threshold elements of ternary logic.
Paraphase logic cmds-element Paraphase logic cmds-element / 2355104
Invention refers to computer engineering and can be used in MIS integrated circuits in logic units. The device comprising the first 1, the second 2 inverters and a logic 6 including at least two combinational circuit executed of series n-transistors, additionally comprise a clocked inverter 3, the first 4 and the second 5 dumping n-transistors.
/ 2263394
/ 2290753
/ 2295827
/ 2317641
Paraphase logic cmds-element Paraphase logic cmds-element / 2355104
Invention refers to computer engineering and can be used in MIS integrated circuits in logic units. The device comprising the first 1, the second 2 inverters and a logic 6 including at least two combinational circuit executed of series n-transistors, additionally comprise a clocked inverter 3, the first 4 and the second 5 dumping n-transistors.
Threshold element of ternary logic and devices on its basis Threshold element of ternary logic and devices on its basis / 2394366
Threshold element consists of two units: unit of emitter repeaters (ER) and m units of current switches (CS-1 - CS-m) connected parallel to ER. ER are based on n-p-n transistor Q2 and p-n-p transistor Q1, resistors R5 and R3. The first repeater is connected between busbar "COMMON" and supply bus "-E", the second one - between supply bus "+E" and "COMMON" busbar. Each unit of CS comprises two current switches based on n-p-n transistors Q4, Q6 and p-n-p transistors Q3, Q5. Currents of fixed value If are generated by current sources I1 and I2 connected accordingly to supply buses "+E" and "-E". Control of current switches is done from ER along bases of transistors Q3, Q4. Bases of transistors Q5, Q6 are connected to sources of reference voltage +e and -e. Invention also describes Double-input device "AND" of ternary logic, and Device "Ternary half-adder" arranged on the basis of threshold elements of ternary logic.
High-input resistance ttl digital microcircuit analogue High-input resistance ttl digital microcircuit analogue / 2434321
TTL digital microcircuit has a CMOS digital microcircuit, a diode-resistor voltage divider for powering the microcircuit and an input voltage limiter. A drop in power voltage of the CMOS microcircuit leads to conformity of the input and output voltage levels of the CMOS microcircuit to TTL microcircuit levels. The input voltage limiter protects inputs of the CMOS microcircuit from input voltage which is higher than the supply voltage of the microcircuit.
Universal device to input unipolar and differential digital signals Universal device to input unipolar and differential digital signals / 2440666
Universal device for input of unipolar and differential digital signals comprises a differential receiver, comprising two amplifiers-limiters for receipt of direct and inverse input signals and a shaper of an output logical signal, besides, the device includes a trigger, a delay element, a resistor divider, a controlled switch and two comparators for generation of logical signals from a direct input differential signal and accordingly from a unipolar input signal, besides, inputs of both comparators are connected to the direct input of the differential receiver, the input of the clock signal of the trigger is connected to the output of the first comparator via the delay element, the data input of the trigger is connected to the output of the second comparator, the input of the resistor divider is connected to the direct output of the trigger, the output of the resistor divider is connected to the input of the controlled switch, the output of the controlled switch is connected to the inverse input of the differential receiver, and the input of the controlled switch control is connected to the inverse output of the trigger.
Control circuit Control circuit / 2468508
Control circuit for comparing two signal sequences and generating a dynamic signal upon equivalence of these sequences, having two signal amplifiers connected to a diode bridge, first and second optronic drivers connected in series to an output stage, having a pulse transformer with two output coils, one with a forward line for generating the control frequency and the other with reverse line for generating supply voltage for the first optronic driver. The circuit also has a buffer stage which generates a short voltage pulse for starting up the circuit and allowing passage of clock frequency to the second optronic driver for controlling the output stage. Two signal amplifiers transmit antiphase dynamic signals to the diode bridge, at the output of which supply voltage is generated for the second optronic driver and the output stage.
Single-bit full adder with multidigit internal signal notation Single-bit full adder with multidigit internal signal notation / 2504074
Disclosed is a single-bit full adder with multidigit internal signal notation, having first, second and third input current I0 quanta switches having first, second and third current outputs, first, second and third input logic signal sources, first and second auxiliary reference current sources which control the status of the corresponding current I0 quanta switches, wherein the circuit includes first, second and third current mirrors, each having two inverting identical current outputs, and three additional current mirrors.

FIELD: electricity.

SUBSTANCE: selector of two input currents difference module contains current input (1) and current output (2), the first (3) front-end transistor, which emitter is connected to current input (1) of the device, the base is connected to the first (4) source of auxiliary voltage while collector is connected to the input of current mirror (5) matched to the first (6) bus of the power supply source, the second (7) front-end transistor, which emitter is connected to current input (1) of the device and the base is connected to the second (8) source of auxiliary voltage. The collector of the second (7) front-end transistor is connected to current output (2) of the device, at that the current output (2) of the device is matched to the second (9) bus of the power supply source.

EFFECT: providing logic operation for selecting difference module of two input currents corresponding to generalised logic equations.

2 cl, 8 dwg

 

The alleged invention relates to the field of computer technology, automation and can be used in a variety of digital structures and automatic control systems, information transfer, etc.

In modern analog-to-digital micro circuitry widely used structure of the Converter input current signal with a current output (figure 1), which is the base for the so-called amplifier with current feedback [1-8].

The closest prototype of the proposed device is the conversion stage of the two input currents is presented in the patent US 5.791.414 fig.2. This structure is also present in other patents [2-7] and the articles [8].

A significant disadvantage of the known device is that it does not performs a logical function selection module of the difference between two input logic current, which does not allow to implement on the basis of various logical elements of computer technology in the elemental basis of linear algebra [9, 10].

The main objective of the present invention is to implement a logical operation selection module of the difference between the two input currents corresponding to the multivalued logical equations.

The problem is solved in that the device for converting the input currents (figure 1), containing current input 1 and current is Ihad 2, the first 3 input transistor, the emitter of which is connected to current input device 1, a base connected to the first 4 to the source of auxiliary voltage, and the collector is connected to the input of the current mirror 5, consistent with the first 6-bus power supply, 7 second input transistor, the emitter of which is connected to a current input 1 of the device, and a base connected to the second 8 the source of auxiliary voltage, provided by new connection - collector 7 second input transistor connected to a current output 2 device with current output 2 device aligned with the second 9-bus power source.

Diagram of the device of the prototype is shown in figure 1. Figure 2 presents the diagram of the inventive device in accordance with claim 1 and claim 2.

Figure 3 shows the diagram of the inventive device 2 in the environment of computer simulation Cadence on models integrated SiGe transistors with different auxiliary voltage sources 4 and 8.

Figure 4 shows the waveform of the input (I(in2), I(Iin2)) and output (Iout) current device 3.

Figure 5 shows the diagram of the device 3 for the case when the auxiliary voltage sources 4 and 8 are identical, and the current mirror 5 is implemented by a bipolar p-n-p transistors Q2, Q4.

Figure 6 shows the waveform of the input (I(in2), I(Iin2)) and output (Iout) signals eliminate the STW 5.

Figure 7 presents a diagram of the inventive device 2 for the case when the current mirror 5 is made on the transistors Q4 and Q2 and the auxiliary voltage sources 4 and 8 are different.

On Fig shows the waveform of the input (I(in2), I(Iin2)) and output (Iout) signal device 7.

Device to highlight the difference between the two input currents figure 2 contains the current input 1 current output 2, the first 3 input transistor, the emitter of which is connected to current input device 1, a base connected to the first 4 to the source of auxiliary voltage, and the collector is connected to the input of the current mirror 5, consistent with the first 6-bus power supply, 7 second input transistor, the emitter of which is connected to a current input 1 of the device, and a base connected to the second 8 the source of auxiliary voltage. The collector 7 second input transistor connected to a current output 2 device with current output 2 device aligned with the second 9-bus power source. In the output circuit 2 turns on the load device 10, for example, the following logical element.

In figure 2, in accordance with claim 2, the voltage of the first 4 and the second 8 sources of auxiliary voltages are slightly different from each other (figure 3, Fig.7), and can also take the same value (figure 5), which affects parasite is x "bursts" and "failures" of the output current coordinates.

Consider the operation of the proposed scheme to highlight the difference between the two input currents figure 2.

In the absence of a differential input current I in x .1 ( + ) - I in x .2 ( - ) = 0 input 1 (Bx.i) transistors 3 and 7 locked potentials of the source of auxiliary voltage 4 and 8, respectively. Output currents of the collectors of these transistors are absent, the output current of the current mirror 5 is also equal to zero. As a result, the current output 2 current also missing.

While different in magnitude and opposite in direction to the currents of I in x .1 ( + ) - I in x .2 ( - ) 0 on the current input Bx.i (1) is a differential current. Depending on the direction of this current offer or transistor 3 or the transistor 7. Thus, the collector current of the transistor 3 is converted by the current mirror 5 in "deriving" the current which is supplied to the current output 2. Similarly, the collector current of the transistor 7 is also supplied to the current output 2. Thus, at the output of the circuit 2 is formed by a current equal to the difference of input currents I in x .1 ( + ) , I in x .2 ( - ) largest and flowing in the direction irrespective of the direction of the difference between these two input currents.

As can be seen from the above description of the implementation of the module of the difference between the two input currents here is made by forming an algebraic sum of quanta current and allocation of certain values of this sum currents. All elements of this scheme are implying the absence of saturation in the switching process, which improves the overall performance of the scheme. In addition, the use of multivalued internal representation of signals increases the informativeness of communication lines, which reduces their number. The use of stable values of input quanta current, and determining the output signal of the difference of these currents provides a small dependence of the parameters of the circuit from external destabilizing factors (change of the supply voltage, radiation and temperature effects, common-mode interference and other).

Declare the Hema can become the basis of various logic elements, functioning in the system of the current transformations, theory developed in [9, 10].

Shown in Fig.4, Fig.6, Fig the simulation results confirm the above-mentioned properties of the proposed schemes.

Thus, the discussed circuit solutions device to highlight the difference between the two input currents, characterized by a multivalued state of the internal signal and the binary signal representation on its current output, can be based on computing and control devices using multivalued linear algebra, a special case of which is a Boolean algebra [9, 10].

Sources of information

1. The US patent No. 7.791.414

2. The US patent No. 6.624.701

3. The US patent No. 4.446.443 fig.1

4. The US patent No. 5.557.220 fig.3

5. The US patent No. 5.140.282 fig.6

6. The US patent No. 5.742.154 fig.1

7. Patent SU # 1739476

8. Maximum rating of Voltage Feedback and Current Feedback Operational Amplifiers in Linear and Nonlinear Modes / Prokopenko Annalisa Budyakov A.S., Savchenko J.M., S.V. Korneev // Proceeding of the Third International Conference on Circuits and Systems for Communications, ICCSC'06 / - Politehnica University, Bucharest, Romania: July 6-7, 2006. - pp.149-154.

9. Chernov NI fundamentals of theory of logical synthesis of digital structures over the field of real numbers // Monograph. - Taganrog: TSURE, 2001. - 147 C.

10. Chernov NI Linear synthesis of digital structures asou" // tutorial Taganrog. - TSURE, 2004, 118 S.

1. Device to highlight the difference between the two input currents containing the current input (1) and current output (2), (3) the input transistor, the emitter of which is connected to current input device (1), the base is connected to the first (4) the source of auxiliary voltage, and the collector is connected to the input of the current mirror (5), consistent with the first (6) bus power supply, the second (7) of the input transistor, the emitter of which is connected to the current input (1) device, and a base connected to the second (8) the source of auxiliary voltage, characterized in that the collector of the second (7) of the input transistor is connected to current output (2) of the device, moreover, current output (2) of the device aligned with the second (9) bus power source.

2. Device to highlight the difference between the two input currents according to claim 1, characterized in that the voltage of the first (4) and second (8) sources of auxiliary voltages are slightly different from each other, and also can accept the same values.

 

© 2013-2014 Russian business network RussianPatents.com - Special Russian commercial information project for world wide. Foreign filing in English.