IPC classes for russian patent Pulse selector. RU patent 2517295. (RU 2517295):
Another patents in same IPC classes:
Pulse selector / 2516568
In operations min(τ1, τ2) or max(τ1, τ2), where τ1, τ2 are lengths of positive pulse signals x1, x2 ∈ {0, 1} synchronised at their leading edge. The pulse selector contains an opening key and a resistor connected between the output of the opening key and the third input of the pulse selector, which first and second inputs and output are connected to the control input, input and output of the opening key respectively.
|
Pulse selector / 2514782
Invention can be used for logic processing of positive pulse signals x1,…,xn∈{0.1} synchronised against their leading edge and having pulse lengths of τ1,…,τn. The operations min(τ1,…,τn), supramin(τ1,…,τn), submax(τ1,…,τn), max(τ1,…,τn) are described. The device contains n-1 of EXCLUSIVE OR (11,…,1n-1) elements, n-1 of locking keys (21,…,2n-1), a resistor (3), n-2 of unlocking keys (41,…,4n-1) and n-2 of additional locking keys (51,…,5n-2).
|
Pulse selector / 2479119
Method is realised by enabling selection of a component τi=τ (2) from a sequence (τ1,…, τn), where said component occupies a given position in a relationship of the order τ(1)≤…≤τ(n), obtained by non-decreasing ranking of the component τ1,…, τn, where τ1,…, τn denote time intervals defined by duration of leading-edge synchronised positive pulse signals x1,…, xn ∈ {0,1}. The pulse selector has 3n-4 switches (1(1)(1),…, 1(3)(n-2), 13n-5, 13n-4) and a resistor (2).
|
Pulse selector / 2469471
Pulse selector is designed for selection from sequence (τ1, …, τn) of component τ(r) occupying the specified r (r∈{1, …, n}) place in the ratio of the order τ(1)≤….≤τ(n), which has been obtained by non-decreasing rating of components τ1, …, τn, where τ1, …, τn are time intervals determined with durations of positive pulse signals x1, …, xn∈{0,1} synchronised as to front edge, and can be used in automatic control and monitoring systems as preliminary information processing device. Pulse selector includes closing switches (11, …, 1n), resistors (21, …, 2n), operating amplifier (3), comparator (4), delay elements (51, …, 5n), elements EXCLUSIVE OR (61, …, 6n) and RS-triggers (71, …, 7n). Due to EXCLUSIVE OR elements, delay elements and RS-triggers there provided is identification of number of information input on which a selective pulse signal acts.
|
Time interval selector / 2465722
Device has read-only memory and n closing switches. The time interval selector is meant for selecting a component τ(r) from a sequence (τ1,…, τn), where said component occupies a given place r-e (r∈{1,…,n}) in the order τ(1)≤…≤τ(n), obtained by non-decreasing ranking of the component τ1,…,τn, where τ1,…,τn are time intervals defined by duration of leading edge-synchronised positive pulsed signals x1,…,xn∈{0,1}.
|
Pulse selector / 2417516
Proposed selector serves to reproduce operations min(τ1,…,τn), max(τ1,…,τn), where (τ1,…,τn) is duration of positive pulse signals (x1,…,xn),∈{0,1}, synchronised by leading edge, and may be used in ACS as data preprocessor. Proposed device comprises n-1 elements EXLUSIVE OR, and n-1 closing switches and resistor.
|
Pulse selector by repetition cycle / 2415509
Device comprises generator, address counter, memorising unit, six triggers, four "AND" circuits, two "OR" circuits, counter of digitisation intervals, three circuits of comparison, frequency divider, controlled frequency divider, counter-decoder, period counter, summator.
|
Duration pulse selector / 2332784
Present invention concerns electronic engineering and can be used for devices of signal duration control from several independent sources simultaneously. Signal duration selector of impulses on duration contains generator, the first and second counters, the first and second decoders, inputs and output of pulse selector, AND component, multiplexer, memory component, address bus, series register, majority component and counter with variable division cfactor with associated connections.
|
Duration pulse selector / 2332783
Present invention can be used for devices of signal duration control from several independent sources simultaneously. For this purpose, device contains generator, the first and second counters, decoder, inputs and output of pulse selector, AND component, multiplexer, permanent memory, switchboard, the address bus and random-access memory with associated connections.
|
Process of work cycle correction / 2328070
Invention concerns work cycle correction for input signal with nonuniform work cycle. A signal revealing the duration difference between positive and negative cycle parts is generated. Trigger level is calculated. Then output signal is generated by switching over, as to allow defining of duration of positive and negative cycle parts by the points of intersection between input signal and trigger level. The signal (and trigger level) is adjusted if necessary, till the output signal work cycle is basically uniform.
|
Pulse selection method / 2264030
Proposed method involves setting of maximum permissible deviation of input pulse repetition period from desired value; setting of number of occurrences in desired interval determined considering maximum permissible deviations from desired input pulse repetition period; and detection of pulse in desired interval; in addition, sums of times of next pulse arrival relative to each of preceding ones are accumulated; number of occurrences in desired interval is set to zero for each sum; each of these sums is compared with desired repetition period; if excess of one of sums is lower than or equal to maximum permissible deviation of repetition period from desired value, desired pulse repetition period is subtracted from this sum, and number of occurrences in desired time interval is increased by one; if it is higher, this sum is set to equal time of arrival of next pulse relative to preceding one, and number of occurrences in desired interval for this sum is set to zero; if number of occurrences in desired interval for one of these sums equals desired value, last of arriving pulses is considered to belong to sought sequence.
|
Pulse selector / 2273090
Proposed pulse selector that can be used for development of automatic-control facilities and functional units of control systems has n EXCLUSIVE OR gates, n closing switches, and resistor; it functions to select minimum or maximum of time intervals evaluated by length of positive pulses synchronized on leading edge and arriving at one of inputs of respective EXCLUSIVE OR gate.
|
Selector of impulses by duration / 2286009
Selector of impulses by duration contains generator of linearly changing voltage 1, generator of impulses 3, three delay elements 2,7,8, adder 4, detector of given level 5, AND element 6, trigger 9 and two controllable keys 10,11.
|
Pulse selector / 2325756
Invention may be used in devices for analysis and measurement of pulse pattern parameters. The device contains a differentiating element, two zero level limiters, an inverter, three delay elements, two I elements, a summator, a multi-level amplitude selector, a switch, two triggers, a sawtooth voltage generator, three switching elements, an indicator, a set level selector, and a subtractor.
|
Process of work cycle correction / 2328070
Invention concerns work cycle correction for input signal with nonuniform work cycle. A signal revealing the duration difference between positive and negative cycle parts is generated. Trigger level is calculated. Then output signal is generated by switching over, as to allow defining of duration of positive and negative cycle parts by the points of intersection between input signal and trigger level. The signal (and trigger level) is adjusted if necessary, till the output signal work cycle is basically uniform.
|
Duration pulse selector / 2332783
Present invention can be used for devices of signal duration control from several independent sources simultaneously. For this purpose, device contains generator, the first and second counters, decoder, inputs and output of pulse selector, AND component, multiplexer, permanent memory, switchboard, the address bus and random-access memory with associated connections.
|
Duration pulse selector / 2332784
Present invention concerns electronic engineering and can be used for devices of signal duration control from several independent sources simultaneously. Signal duration selector of impulses on duration contains generator, the first and second counters, the first and second decoders, inputs and output of pulse selector, AND component, multiplexer, memory component, address bus, series register, majority component and counter with variable division cfactor with associated connections.
|
Pulse selector by repetition cycle / 2415509
Device comprises generator, address counter, memorising unit, six triggers, four "AND" circuits, two "OR" circuits, counter of digitisation intervals, three circuits of comparison, frequency divider, controlled frequency divider, counter-decoder, period counter, summator.
|
Pulse selector / 2417516
Proposed selector serves to reproduce operations min(τ1,…,τn), max(τ1,…,τn), where (τ1,…,τn) is duration of positive pulse signals (x1,…,xn),∈{0,1}, synchronised by leading edge, and may be used in ACS as data preprocessor. Proposed device comprises n-1 elements EXLUSIVE OR, and n-1 closing switches and resistor.
|
Time interval selector / 2465722
Device has read-only memory and n closing switches. The time interval selector is meant for selecting a component τ(r) from a sequence (τ1,…, τn), where said component occupies a given place r-e (r∈{1,…,n}) in the order τ(1)≤…≤τ(n), obtained by non-decreasing ranking of the component τ1,…,τn, where τ1,…,τn are time intervals defined by duration of leading edge-synchronised positive pulsed signals x1,…,xn∈{0,1}.
|
|
FIELD: radio engineering, communication.
SUBSTANCE: pulse selector is designed to reproduce the med(τ1,…,τ5) operation, where τ1,…,τ5 denote the duration of positive pulses of signals x1,…,x5∈{0,1}, synchronised on the leading edge, and can be used in automatic control systems as an information preprocessing means. The pulse selector comprises a resistor (1) and fourteen switches (211,…,242).
EFFECT: broader functional capabilities by facilitating processing of five pulse signals.
2 dwg
The invention relates to the pulse technique and can be used for building automation, functional units of control systems and others
Known pulse selectors (see, for example, is on str in the book of Digital and analog integrated circuits: the manual / SV Yakubovsky, LI, Nisselson, I. Kuleshova and others; edited by S.V. Yakubovsky. - M: Radio and communication, 1989), each of which has an exit and plays operation med(t 1 ,t 2 ,t 3 ), where t 1 ,t 2 ,t 3 has a duration of three positive pulse signals synchronized on the leading edge.
The reason that impede the achievement of the specified below a technical result, when using known pulse selectors are limited functionality, due to the fact that not admitted to treat five pulse signals.
The closest device to the same destination to the claimed invention by a combination of traits is adopted as a prototype pulse selector switch (figure 1, page 9 in the book Charaev - Technical diagnostics of digital devices integral electronics. - M: Energiya, 1974), which has an exit and plays operation med(t 1 ,t 2 ,t 3 ), where t 1 ,t 2 ,t 3 is the duration of the positive pulse signals x 1 ,x 2 ,x 3 belongs to{0,1}synchronized on the leading edge.
The reason that impede the achievement of the specified below a technical result, when using the prototype, are limited functionality, due to the fact that not admitted to treat five pulse signals.
The technical result of the invention consists in expanding the functional possibilities by ensuring playback operations med(t 1 ,...,t 5 )where t 1 ,...,t 5 is the duration of the positive pulse signals x 1 ,...,x 5 belongs to{0,1}synchronized on the leading edge.
This technical result by carrying out the invention is attained by the fact that in pulse the selector containing the output, the peculiarity lies in the fact that it introduced a resistor and fourteen keys, which are grouped into four groups so that the first, second, third and fourth groups contain respectively three, five, four and two keys, with even and odd keys educated groups are made accordingly tripping and closing, in each group, the output of the previous odd key connected to the output of the next key in every group except the fourth entrance previous even key is connected to the input of the following key outputs of the first, third and inputs of the first, third, fourth keys of the third group are connected, respectively, to the input of the first, second key fourth group and outputs of the first, third and fifth keys of the second group, the connected inputs respectively to the bus singular potential, the outputs of the first third of the keys of the first group, the inlets of which are connected respectively with bus singular potential, fifth channel pulse selector, the i-th input and output of which is connected respectively with the managing all of the i-th group and the release of the first key of the fourth group, connected through a resistor to the bus zero potential.
Figure 1 shows the scheme of impulsive selector. Figure 2 shows the timing diagram explaining how it works.
Pulse selector contains a resistor of 1 and fourteen 2 keys 11 ,...,2 42 , which are grouped into four groups so that the first, second, third and fourth groups contain respectively three key 2 11 , 2 12 , 2 13 , five keys 2 21 , 2 22 , 2 23 , 2 24 , 2 25 , four keys 2 31 , 2 32 , 2 33 , 2 34 and two keys 2 41 , 2 42 , with even and odd keys educated groups are made accordingly tripping and closing, in each group exit previous odd key connected to the output of the next key in every group except the fourth entrance previous even key is connected to the input of the following key outputs key 2 31 , 2 33 and inputs keys 2 31 , 2 33 , 2 34 is connected respectively with the inputs of the keys 2 41 , 2 42 and outputs of the keys 2 to 21 2 23 , 2 25 , connected inputs respectively to the bus singular potential, the outputs of the keys 2 to 11 , 2 13 , the inlets of which are connected respectively with bus singular potential, fifth channel pulse selector, the i-th input and the output of which is connected respectively with the managing entrance all of the i-th group and access key 2 41 , connected through a resistor of 1 to the bus zero potential.
The work proposed pulse selector as follows. At its first, ..., fifth inputs are served respectively synchronized on the leading edge positive impulse signals x 1 ,...,x 5 belongs to{0,1}, with duration t 1 ,...,t 5 respectively. If the control input of all the keys of an arbitrary group operates a logical "1" or a logical "0", then every odd key of this group, respectively closed or open, and every even key respectively is open or closed. Thus, the pulse output pulse offer selector is determined by the expression
where ·, ∨, - is a symbol of conjunction, disjunction, inversion. Consequently, the selector switch (figure 1) will play the operation t Z =med(t 1 ,...,t 5 ) (see figure 2).
The above data allow us to conclude that the proposed pulse selector has a wider in comparison with the prototype functionality, as it provides the processing of the five pulse signals.
Pulse selector that contains the output and characterized in that it introduced a resistor and fourteen keys, which are grouped into four groups so that the first, second, third and fourth groups contain respectively three, five, four and two keys, with even and odd keys educated groups are made accordingly NC and closing, in each group, the output of the previous odd key connected to the output of the next key in every group except the fourth entrance previous even key is connected to the input of the following key outputs of the first, third and inputs of the first, third, fourth keys of the third group are connected, respectively, to the input of the first, second key fourth group and outputs of the first, third and fifth keys of the second group, the connected inputs respectively to the bus singular potential, the outputs of the first third of the keys of the first group, the inlets of which are connected respectively with a single bus capacity, fifth channel pulse selector, the i-th input and output of which is connected respectively with the managing all of the i-th group and the release of the first key of the fourth group, connected through a resistor to the bus zero potential.
|