Convolutional turbo coding method and device for implementing coding method

FIELD: radio engineering, communication.

SUBSTANCE: invention relates to a coding method in a wireless mobile communication system. More specifically, the present invention relates to a convolutional turbo coding (CTC) method and a device for implementing the method. The method for CTC includes steps of encoding information bits A and B using a constituent encoder, and outputting parity sequences Y1 and W1, interleaving the information bits A and B using a CTC interleaver to obtain information bits C and D, and encoding the interleaved information bits C and D using the constituent encoder to obtain parity sequences Y2 and W2, interleaving the information bits A and B, the parity sequences Y1 and W1 and the parity sequences Y2 and W2, respectively, wherein the bits in at least one of a bit group consisting of the information bits A and B, a bit group consisting of the sequences Y1 and W1, and a bit group consisting of the sequences Y2 and W2 are alternately mapped to bits of constellation points with high reliability and low reliability and puncturing the interleaving result to obtain the encoded bit sequences.

EFFECT: high reliability of encoding with bit mapping of high order modulation.

12 cl, 7 dwg

 

The technical FIELD TO WHICH the INVENTION RELATES.

The present invention relates to a method of coding in wireless mobile communications. More specifically, the present invention relates to a method of convolution of turbomotive (CTC) and the device for implementing the method.

The LEVEL of TECHNOLOGY

Mobile standard global compatibility of broadband wireless access (WiMAX) is a broadband technology access for the implementation of the access to the "last mile" through the use of wireless instead of using wired mode. It integrates mobile devices with fixed broadband network and provides a convenient and high-speed mobile broadband connection through the use of technology broadband wireless access and flexible network structures. WiMAX technology is based on the standards of the Institute of engineers on electrical and electronics (IEEE) 802.16, which are offered for the frequency bands of the microwave and millimeter range. WiMAX is a standard for mobile devices is proposed after the WiMAX standard for stationary devices IEEE 802.16d proposed. WiMAX for mobile devices designed to support the mobility of broadband access through based on the study, which began entering the standardization of WiMAX standard for stationary devices. Convolutional turbo code (CTC) is a class of turbo code using multiple schemas convolutional coding. CTC is included in the IEEE 802.16 and digital broadcast video based return channel via satellite (DVB-RCS) due to their high efficiency error correction.

Figure 1 illustrates the CTC encoder according to the prior art. Referring to figure 1, CTC encoder can contain CTC encoder 101 1/3, the module 102 alternation and module 103 perforation (thinning). As shown in figure 1, the input data bits are entered into CTC encoder 101 1/3. Here, the number of encoded output information bits and parity bits three times the number of information bits. The coded data is then interspersed by module 102 alternations. Module 103 pierce pierce peremerzanie data based on the transmission rate, i.e., it selects the data bits that must be transmitted, and receives coded bit sequence to complete the encoding process.

More specifically, CTC-encoder 101 1/3 used dubinksy circular recursive systematic convolutional (CRSC) code. As shown in figure 1, CTC encoder 101 1/3 can contain module 105 CTC-interleave and component encoder 104. Here, the inputs A and B in module 105 CTC-interleave represent the input data bits to iroute twice. First, dumbinance CRSC-encoding is performed for the information bits A and B. Thus, the set of information bits Aiand Biat the same time is entered in the component encoder 104 for encoding, and received sequence Yiand Withe parity. The information bits A and B are also interspersed through module 105 CTC-alternation. The second process component coding is then performed for perenesennyj sequences. Thus, peremerzanie data bits Ajand Bjat the same time are entered in the component encoder 104 to obtain the sequence of Y2and W2the parity. Each code block is entered in the component encoder 104, contains k information bits or N pairs of information bits, i.e. k=2×N, where k is a multiple of 8, and N is a multiple of 4, and 32<N<4096.

As shown in block 106, the module 102 alternation may contain a module of the character separation module interleave subunits and module character grouping. Module character separation is used to highlight information bits and coded bits to 6 subunits, which are in turn A, B, Y1, Y2, W1and W2described above. Module interleave subunits is used to enforce these 6 subunits, respectively, in each of the sat the shackles. Order alternation is identical for each subunit. Suppose that after interleaving subunits performed, respectively, for blocks A, B, Y1, Y2, W1and W2received bit sequence is denoted as A', B', Y'1, Y'2W'1and W'2then

Figure 2 illustrates the operation of the interleave subunits according to the prior art. Referring to figure 2, the module symbolic separation divides the encoded bits on the subunits A, B, Y1, Y2, W1and W2at step 201. The alternation of subunits performs the operation of alternation for subunits A, B, Y1, Y2, W1and W2at step 202, and the module symbolic grouping groups peremerzanie subunits on the stage 203. In this document, subunits A and B are displayed by character module group, and two sub Y1and Y2and subunit W1and W2alternately displayed. After the symbolic grouping of the output sequence are

In CTC prior art, is not taken into account reliability bits in the modulation of the highest order. Here, reliability means the average distance between the point of totality, in which a certain bit mapped R the veins "0", and the point total, which displayed this bit is set to "1" in the constellation of the modulation. The greater the distance, the greater the reliability of the mapped bits.

In the mobile communication system to increase the data rate without increasing the bandwidth, can be applied scheme is quadrature amplitude modulation M-th order (M-QAM). However, the higher order modulation is a modulation with unequal protection from errors. For M>4, the corresponding bits are mapped to M-QAM symbols have different frequency of bit errors (BER). Internal point sets have less energy and thus can more easily be sinking. Accordingly, the bits that make up these characters, are less reliable. On the contrary, the bits that make up point outside the aggregate, are more reliable.

Figure 3 illustrates the reliability bitwise display higher modulation order according to the prior art. Referring to figure 3, the display order of the bits is i1i2q1q2with i1=0 and i1=1, respectively, according to the points together in the right half-plane and in the left half-plane, and i2=0 and i2=1, respectively, according to the points together in the middle and on both sides together. Thus, the average distance between points together where i 1=1 and where i1=0, exceeds the distance according to the i2. Therefore, in the receiving side, i1has a higher reliability than the i2.

Figure 4 illustrates the component CTC encoder-encoder 1/3 realising dumbinance CRSC-coding according to the prior art. Referring to figure 4, when CTC is performed, the input bits Ai401 and input bits Bi402 are used as a set of entries in the CTC encoder 1/3, and the bits of Yiand Wiparity implement the combined information from the information bits Aiand information bits Bi. In this type dumbinance coding bits Aiand the bit Bishould be considered as a whole and processed as a unit group. In the CTC scheme of the prior art, if the bit Aiis displayed in bits with high reliability, bit Bialso displayed in bits with high reliability. In addition, if the bit Aiis displayed in bits with low reliability bits Bialso displayed in bits with low reliability. Information bits in the sequence A and the information bits in the sequence B, which are simultaneously injected in the component encoder, considered to constitute a group of bits. Therefore, from the point of view of one group (AiBi), different units of the group are uneven reliability bits. the ome of the unit group have a high reliability, while some have low reliability.

Accordingly, in the technology of the prior art there is a problem in that the combination of Aiand Bifor bitwise display is not taken into account. In addition, in the technology of the prior art there is a problem in that reliability of the bit modulation of the highest order is not taken into account during the mapping.

The INVENTION

The solution of the problem

The aspect of the present invention is to solve at least the above problems and/or disadvantages and to provide at least the advantages described below. According to the aspect of the present invention provides a method of convolution of turbomotive (CTC). The method includes the steps of encoding information bits A and B using the component encoder and output sequences Y1and W1parity interleave information bits A and B using the CTC module-alternation, to retrieve the information bits C and D, and coding perenesennyj information bits C and D using the component encoder to obtain the sequence of Y2and W2parity interleave information bits A and B, the sequence of Y1and W1parity sequences and Y2/sub> and W2parity, respectively, while the bits in at least one of the groups of bits, consisting of information bits A and B, groups of bits, consisting of sequences Y1and W1and groups of bits, consisting of sequences Y2and W2alternately displayed in the pixel bits together with high reliability and low reliability, and perforation of the alternation, to obtain the encoded bit sequence.

According to another aspect of the present invention, a device for CTC. The device includes a component encoder for encoding information bits A and B and output sequences Y1and W1parity module CTC-interleave to interleave the information bits A and B to obtain new information bits C and D, and to provide perenesennyj information bits C and D in the component encoder for encoding in order to receive the sequence of Y2and W2parity module alternation to interleave the information bits A and B, the sequence of Y1and W1parity sequences and Y2and W2parity, respectively, while the bits in at least one of the groups of bits, consisting of information bits A and B, groups of bits, consisting of sequences Y1and W1 and groups of bits, consisting of sequences Y2and W2alternately displayed in the pixel bits together with high reliability and low reliability, and the module perforation to perforation of output sequences from the module alternation, to obtain the encoded bit sequence.

According to another aspect of the present invention provides a device for turbochager. The device includes perenesennyj the A subunit of information perenesennyj the subunit B of information with subunits A and B of the information cost, bit multiplexed sequence of parity perenesennyj sequences of subunits Y1and Y2and bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2consists of the first output bit from the module interleave subunits Y1the first output bit from the module interleave subunits Y2the second output bit from the module interleave subunits Y1and the second output bit from the module interleave subunits Y2and bit-multiplexed sequence of parity perenesennyj sequences of subunits W2and W1and bit multiplexed sequence perenesennyj sequences is oblakov W 2and W1consists of the first output bit from the module interleave subunits W2the first output bit from the module interleave subunits W1the second output bit from the module interleave subunits W2and the second output bit from the module interleave subunits W1.

According to one another aspect of the present invention, Aiand Bicombined for bitwise display. In addition, the reliability bits of the higher order modulation is taken into account during the display, so that the reliability of the coding is increased.

Other aspects, advantages and characteristic features of the invention should become apparent to experts in the art from the subsequent detailed description which, when considered together with the accompanying drawings, discloses exemplary embodiments of the invention.

BRIEF DESCRIPTION of DRAWINGS

The above and other exemplary aspects, features and advantages of exemplary embodiments of the present invention shall become clearer from the subsequent detailed description, taken together with the accompanying drawings, of which:

Figure 1 illustrates a convolutional turbo code (CTC) according to the prior art;

Figure 2 illustrates the operation of the interleave subunits with the according to the prior art;

Figure 3 illustrates the reliability bitwise display higher modulation order according to the prior art;

Figure 4 illustrates the component CTC encoder-encoder 1/3 realising dumbinance circular recursive systematic convolutional (CRSC) coding according to the prior art;

Figure 5 illustrates the operation repeated display according to the first exemplary variant of implementation of the present invention;

6 illustrates the operation repeated display according to the second exemplary variant of implementation of the present invention; and

7 illustrates the operation repeated display according to the third exemplary variant of implementation of the present invention.

It should be noted that all the drawings similar reference numbers are used to indicate identical or similar elements, features and patterns.

The BEST MODE of carrying out the INVENTION

The subsequent description with reference to the accompanying drawings is provided to assist in a complete understanding of exemplary embodiments of the invention, as defined by the claims and its equivalents. It includes a variety of information to help in this understanding, but they should be considered as merely exemplary. According to the government, experts in the art should recognize that various changes and modifications of the embodiments described herein can be made without departure from the essence and scope of the invention. In addition, descriptions of well-known functions and structures are omitted for clarity and brevity.

The terms and words used in the subsequent description and the claims, is not limited to the bibliographical meanings, but are used by the author of the invention is simply to provide a clear and consistent understanding of the invention. Accordingly, specialists in the art should be apparent that the following description of exemplary embodiments of the present invention is provided only for illustration purpose and not for purposes of limiting the invention as defined by appended claims and its equivalents.

It should be understood that the forms of the singular include several objects of reference, unless the context clearly does not prescribe otherwise. Thus, for example, reference to "a surface component" includes reference to one or more of these surfaces.

Exemplary embodiments of the present invention provide improvements of the character module grouping, for example, module 102 alternation of light is the exact turbo code (CTC), illustrated in figure 1. Further assume that the conclusions of the module interleave subunits in the module alternations are sequences A', B', Y'1, Y'2W'1and W'2.

According to an exemplary schema is displayed first sequence A'. Then found the corresponding bit in the sequence B', which is introduced into CTC encoder simultaneously with each bit in the sequence A'. The bit that is put into CTC encoder simultaneously with A'i, denoted as B'j. B'jreferred to as the bit matching unit group A'j. Then the sequence B' is displayed. If A'jis displayed in bits with high reliability, its bit B'jmatch the unit of the group should appear in the bits of low reliability. In addition, if A'jis displayed in bits with low reliability, its bit B'jcompliance unit group should be displayed in bits with high reliability.

In addition, according to the second exemplary scheme may first display the sequence Y'1. Then the corresponding bit in the sequence W'1, which is derived from CTC-encoder simultaneously with each bit in the sequence Y'1is detected. The parity bit, which is derived from CTC-encoder simultaneously with Y'1,i, denoted as W'1,i. W'1,ireference is raised as a unit group, the corresponding unit Y'1,i. Then, the sequence W'1displayed. If Y'1,iis displayed in bits with high reliability, its bit matching unit group W'1,jshould appear in the bits of low reliability. In addition, if Y'1,iis displayed in bits with low reliability, its bit matching unit group W'1,jshould be displayed in bits with high reliability. Parity bits in the sequence Y'1and the bits in the sequence W'1that both are derived from the component encoder, constitute a group of bits.

In addition, according to the third exemplary scheme, the sequence of Y'2can also be displayed first. Then, the corresponding bit in the sequence W'2, which is derived from CTC-encoder simultaneously with each bit in the sequence Y'2is detected. The parity bit, which is derived from CTC-encoder simultaneously with Y'2,i, denoted as W'2,j. W'2,jreferred to as the bit matching unit group Y'2,i. Then the sequence W'2displayed. If Y'2,iis displayed in bits with high reliability, its bit matching unit group W'2,jshould appear in the bits of low reliability. In addition, if Y'2,iis displayed in bits with low reliability, bit his match e is inite group W' 2,jshould be displayed in bits with high reliability. Parity bits in the sequence Y'2and the bits in the sequence W'2that both are derived from the component encoder, constitute a group of bits.

The above three exemplary scheme can be implemented independently by combining any two of them or by combining them all. According to the simulation result, the smallest performance improvement is obtained by applying only the second or third circuits. If both the second and third schemes are applied, achieved a small increase in performance. When only the first scheme is applied, the performance is superior to the performance obtained by applying the second and third circuits. If you are the first, second and third circuits, in General, should get better performance.

Based on the standard implementation of the Institute of engineers on electrical and electronics (IEEE) 802.16e, the interleave operation sub-blocks according to an exemplary variant of implementation of the present invention are described below with reference to figure 5.

Figure 5 illustrates the operation repeated display according to the first exemplary variant of implementation of the present invention.

In figure 5, it is assumed that the conclusions from m the module interleave subunits in the module alternations are . Here,specifically linked as

Referring to figure 5, as shown in block 501, the first displays the sequence a'. Based on the IEEE 802.16e, the corresponding bit in the sequence (B', which is introduced into CTC encoder simultaneously with A'iis B'i. Then the sequence B' is displayed. If A'iis displayed in bits with high reliability, its bit B'imatch the unit of the group should appear in the bits of low reliability. In addition, if A'iis displayed in bits with low reliability, its bit B'icompliance unit group should be displayed in bits with high reliability.

Of course, the above operations can also be performed for a group of bits, consisting of sequences Y'iand W'iand groups of bits, consisting of sequences Y'2and W'2respectively.

6 illustrates the operation repeated display according to the second exemplary variant of implementation of the present invention.

Referring to Fig.6, is displayed first sequence Y'1. In the IEEE 802.16e, parity, which is derived from CTC-encoder simultaneously with Y'1,iis W1,i. Then displays the sequence is W' 1. If Y'1,iis displayed in bits with high reliability, its bit W'1,imatch the unit of the group should appear in the bits of low reliability. In addition, if Y'1,iis displayed in bits with low reliability, its bit W'1,icompliance unit group should be displayed in bits with high reliability.

Then the sequence Y'2displayed. Based on IEEE 802.16e, parity, which is derived from CTC-encoder simultaneously with Y'2,iis W'2,i. Then, the sequence W'2displayed. If Y'2,iis displayed in bits with high reliability, its bit W'2,imatch the unit of the group should appear in the bits of low reliability. In addition, if Y'2,iis displayed in bits with low reliability, its bit W'2,icompliance unit group should be displayed in bits with high reliability.

Of course, the operation of the alternative display can be performed first for the bits in the group of bits consisting of the sequences A' and B', and then in the group of bits, consisting of sequences Y'1and W'1or group of bits, consisting of sequences Y'2and W2respectively.

The third exemplary variant of implementation of the present invention, which combines the first and second exemplary embodiments implemented the I of the present invention, described below with reference to Fig.7.

7 illustrates the operation repeated display according to the third exemplary variant of implementation of the present invention.

Referring to Fig.7, may appear first sequence A'. The corresponding bit in the sequence (B', which is introduced into CTC encoder simultaneously with A'iis B'i. Then, it displays the sequence B'. If A'iis displayed in bits with high reliability, its bit B'imatch the unit of the group should appear in the bits of low reliability. In addition, if A'iis displayed in bits with low reliability, its bit matching unit group B'ishould be displayed in bits with high reliability. In addition, as shown in Fig.7, the sequence of Y'idisplayed. In the IEEE 802.16e, parity, which is derived from CTC-encoder simultaneously with Y'1,iis W'1,i. Then, it displays the sequence W'1. If Y'1,iis displayed in bits with high reliability, its bit W'1,imatch the unit of the group should appear in the bits of low reliability. In addition, if Y'1,iis displayed in bits with low reliability, its bit W'1,icompliance unit group should be displayed in bits with high reliability. Then, it displays the sequence is Y' 2. In the IEEE 802.16e, parity, which is derived from CTC-encoder simultaneously with Y'2,iis W'2,i. It then displays a sequence W'2. If Y'2,iis displayed in bits with high reliability, its bit W'2,imatch the unit of the group should appear in the bits of low reliability. In addition, if Y'2,iis displayed in bits with low reliability, its bit W'2,icompliance unit group should be displayed in bits with high reliability.

7 bits with high reliability are specified by bits, which the arrows point. If the bits with high reliability are the odd bits, and the bits of low reliability are even bits, as shown in Fig.7, the output sequences are

Although the invention is shown and described with reference to specific exemplary embodiments of the specialists in the art should understand that various changes in form and content can be made without departure from the essence and scope of the invention defined by the attached claims and their equivalents.

1. The encoding method containing the steps are:
a) encode the information bits a and b using the component encoder and violettelinoti Y 1and W1parity;
b) alternating data bits a and b using the module STS-interleave (STS - convolution of turbomotive), to retrieve the information bits C and D, and encode peremerzanie information bits C and D using the component encoder to obtain the sequence of Y2and W2parity;
c) alternating data bits a and b, the sequence of Y1and W1parity and consistency Y2and W2parity, respectively; and
d) deduce perenesennyj sub And information perenesennyj sub information bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2and bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2consists of the first output bit from the module interleave subunits Y1the first output bit from the module interleave subunits Y2the second output bit from the module interleave subunits Y1and the second output bit from the module interleave subunits Y2in order, and
bit multiplexed sequence perenesennyj sequences of subunits W2and W1and bit multiplexed sequence perenesennyj after which euteleostei subunits W 2and W1consists of the first output bit from the module interleave subunits W2the first output bit from the module interleave subunits W1the second output bit from the module interleave subunits W2and the second output bit from the module interleave subunits W1on a point of order.

2. The encoding method according to claim 1,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with low reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with high reliability,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with high reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with a low reliability
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point together with low reliability, if the bit peremienko subunit Y1appears in the bit point together with a high reliability, and
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point together with high reliability, if the bit peremienko subunit Y1 is displayed in bits point together with low reliability.

3. The encoding method according to claim 1, in which peremerzanie information bits a and b bypass for bitwise multiplexing sequences parity.

4. The encoding device, comprising:
component encoder for encoding information bits a and b and output sequences Y1and W1parity;
module STS-interleave (STS - convolution of turbomotive) to interleave the information bits a and b to get new information bits C and D, and for filing perenesennyj information bits C and D in the component encoder for encoding in order to receive the sequence of Y2and W2parity; and
module alternation to interleave the information bits a and b sequences Y1and W1parity sequences and Y2and W2parity, respectively, and to output:
peremienko subunit And information
peremienko subunit In information,
bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2and bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2consists of the first output bit from the module interleave subunits Y1the first output bit from the module interleave subunits Y2the second turn is necessary bits from the module interleave subunits Y 1and the second output bit from the module interleave subunits Y2in order, and
bit multiplexed sequence perenesennyj sequences of subunits W2and W1and bit multiplexed sequence perenesennyj sequences of subunits W2and W1consists of the first output bit from the module interleave subunits W2the first output bit from the module interleave subunits W1the second output bit from the module interleave subunits W2and the second output bit from the module interleave subunits W1on a point of order.

5. The encoding device according to claim 4,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with low reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with high reliability,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with high reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with a low reliability
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point collectively the tee with low reliability, if the bit peremienko subunit Y1appears in the bit point together with a high reliability, and
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point together with high reliability, if the bit peremienko subunit Y1appears in the bit point together with low reliability.

6. The encoding device according to claim 4, in which peremerzanie information bits a and b bypass for bitwise multiplexing sequence of parity.

7. Way to turbocodes, and the method comprises the steps are:
take at least one module interleave subunits, the subunit And information, the sub information, the parity sequence of the subunit Y1the sequence of parity subblock Y2the sequence of the parity sub W2and the sequence of parity sub W1;
take at least one module alternation of subunits
perenesennyj sub And information
perenesennyj sub In information,
bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2and bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2consists of the first output bit from the of odule alternation subunits Y 1the first output bit from the module interleave subunits Y2the second output bit from the module interleave subunits Y1and the second output bit from the module interleave subunits Y2in order, and
bit multiplexed sequence perenesennyj sequences of subunits W2and W1and bit multiplexed sequence perenesennyj sequences of subunits W2and W1consists of the first output bit from the module interleave subunits W2the first output bit from the module interleave subunits W1the second output bit from the module interleave subunits W2and the second output bit from the module interleave subunits W1on a point of order.

8. The method according to claim 7,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with low reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with high reliability,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with high reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with a low reliability
inwhich the corresponding bit peremeshennoi sequence of subunit W 1appears in the bit point together with low reliability, if the bit peremienko subunit Y1appears in the bit point together with a high reliability, and
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point together with high reliability, if the bit peremienko subunit Y1appears in the bit point together with low reliability.

9. The method according to claim 7, in which peremerzanie subunits a and b of the bypass information for bitwise multiplexing sequence of parity.

10. Device for turbocodes, and the device includes:
at least one module interleave subunits for receiving subunit And the information subunits In the information sequence parity subblock Y1the sequence of parity subblock Y2the sequence of parity sub W2and sequence of the parity sub W1and for conclusion:
peremienko subunit And information
peremienko subunit In information,
bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2and bit multiplexed sequence perenesennyj sequences of subunits Y1and Y2consists of the first output bit from the module is eremite subunits Y 1the first output bit from the module interleave subunits Y2the second output bit from the module interleave subunits Y1and the second output bit from the module interleave subunits Y2in order, and
bit multiplexed sequence perenesennyj sequences of subunits W2and W1and bit multiplexed sequence perenesennyj sequences of subunits W2and W1consists of the first output bit from the module interleave subunits W2the first output bit from the module interleave subunits W1the second output bit from the module interleave subunits W2and the second output bit from the module interleave subunits W1on a point of order.

11. The device according to claim 10,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with low reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with high reliability,
in which the corresponding bit peremeshennoi sequence of subunit W2appears in the bit point together with high reliability, if the bit peremeshennoi sequence of the subunit Y2appears in the bit point together with low reliability is,
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point together with low reliability, if the bit peremienko subunit Y1appears in the bit point together with a high reliability, and
in which the corresponding bit peremeshennoi sequence of subunit W1appears in the bit point together with high reliability, if the bit peremienko subunit Y1appears in the bit point together with low reliability.

12. The device according to claim 10 in which peremerzanie subunits a and b of the bypass information for bitwise multiplexing sequence of parity.



 

Same patents:

FIELD: radio engineering, communication.

SUBSTANCE: information 1 consisting of five pulses is encoded in form of a series of one positive pulse, two positive pulses, each magnified N times, one negative pulse magnified N times and one positive pulse, and an information 0 consisting of five pulses is encoded in form of a series of one negative pulse, two negative pulses, each magnified N times, one positive pulse magnified N times and one negative pulse, wherein N is a positive number greater than 1; the obtained sequences are transmitted to a data transmitting medium, and the received signal is compared with a reference signal by cross-correlation at the receiving side.

EFFECT: obtaining a clear signal with high level of interference and longer range of signal transmission.

2 cl, 5 dwg

FIELD: information technology.

SUBSTANCE: input signal is converted to spectral coefficients; the spectral coefficients are grouped into frequency bands and standards are estimated for each band as the average energy in the band; the spectrum is normalised based on the estimated standards; the standards are weighted based on psycho-acoustic properties of sound; bit distribution is calculated based on the weighted standards; the spectrum is quantised and encoded by the obtained number of bits; the method is characterised by that bit distribution is calculated based on a psycho-acoustic model built on quantised standards. Also disclosed is a device for implementing this method.

EFFECT: low level of distortions and easier encoding.

26 cl, 15 dwg

FIELD: radio engineering, communication.

SUBSTANCE: method of transmitting information bits includes a step of dividing the information bits to be transmitted into at least two groups. Further, according to the method, the information bits in each group to be transmitted are encoded to obtain at least two groups of encoded bits. Said at least two groups of encoded bits are combined to obtain a full sequence of encoded bits. The full sequence of encoded bits is obtained by dividing the encoded bits in each group into N subgroups and reordering said subgroups in each group of encoded bits. Subgroups in at least one group of the encoded bits are discontinuously distributed in the full sequence of encoded bits after reordering.

EFFECT: improved reception quality.

16 cl, 9 dwg, 2 tbl

FIELD: radio engineering, communication.

SUBSTANCE: apparatus for decoding block turbo codes has a first random-access memory unit 1, a second random-access memory unit 2, a third random-access memory unit 3, a SISO decoder 4, a decision unit 5, a first limiter 6, a read-only memory unit 7, a multiplier unit 8, a second limiter 9. The SISO decoder has a random-access memory unit 10, a clock generator 11, a switch 12, a counter 13, a read-only memory unit 14, a Walsh function coefficient signal former 15, an analysed sequence former 16, a first adder 17, a first subtractor unit 18, a doubling unit 19, a multiplier unit 20, a first divider unit 21, a second adder 22, a third adder 23, a second subtractor unit 24, a second divider unit 25, a third divider unit 26, a limiter 27.

EFFECT: high noise immunity of block turbo codes.

3 cl, 6 dwg

FIELD: information technology.

SUBSTANCE: transmitting device comprises: means of generating frames, which is configured to arrange signal and pilot signal data in each of at least two signal code combinations in a frame, each signal code combination having the same length, and arrange data in said at least one code combination in a frame, a conversion means which is configured to convert said signal code combinations and said data code combinations from a frequency domain into a time domain to generate a time-domain transmission signal, and a transmitting means which is configured to transmit said time-domain transmission signal. Method is intended to be implemented by the given device.

EFFECT: enabling flexible tuning to the required portion of the transmission band and reduced content of service data.

20 cl, 15 dwg

FIELD: information technology.

SUBSTANCE: intra prediction modes are coded in a bit stream. Brightness and chroma components can potentially have different prediction modes. For chroma components, there are 5 different modes defined in AVC: vertical, horizontal, DC, diagonal down right, and "same as brightness". Statistics show that the "same as brightness" mode is frequently used, but in AVC, this mode is encoded using more bits than other modes during entropy coding, therefore the coding efficiency is decreased. Accordingly, a modified binarisation/codeword assignment for chroma intra mode signalling can be used for high efficiency video coding (HEVC), the next generation video coding standard.

EFFECT: high coding efficiency.

18 cl, 4 dwg

FIELD: radio engineering, communication.

SUBSTANCE: method of generating codes for generating signal ensembles involves generating a source code of N≥4 elements, a number K≥1 of codes of N elements to be generated, as well as a target function for a set of L states of the code elements, and corresponding values of given signal parameters, characterised by an array of states of L×N×K peaks on N×K levels, connected by edges, wherein each of the L states is the initial state; generating codes; selecting a path with the extremum value of the target function, after which each generated code is assigned a symbol which corresponds to the edge of the path with the extremum value of the target function, and selecting 2≤M≤K codes with the maximum value of the ratio of the amplitude of the central peak of the autocorrelation function to the magnitude of the amplitude of the maximum lateral peak of the autocorrelation function and the minimum duration of the section of the autocorrelation function between the point of the maximum of the central peak and the point where the autocorrelation function becomes zero for the first time.

EFFECT: high jamming resistance of signals generated based on corresponding codes.

5 cl, 7 dwg

FIELD: radio engineering, communication.

SUBSTANCE: receiving apparatus, which corresponds to the digital television standard T.2, known as DVB-T2, is configured to perform low-density parity-check (LDPC) decoding for physical layer channels (PLC), which denote data streams, and layer 1 (L1), which represents physical layer transmission parameters. The receiving apparatus includes a LDPC decoding apparatus which is configured such that, when a LDPC encoded data signal and a LDPC encoded transmission control signal are transmitted multiplexed, said LDPC decoding apparatus decodes both the data signal and the transmission control signal. The receiving apparatus also includes a storage device configured to be placed in front of the LDPC decoding device and to store the transmission control signal when receiving the data signal and the transmission control signal.

EFFECT: enabling simultaneous reception of data and control signals using the same apparatus.

4 cl, 12 dwg

FIELD: physics.

SUBSTANCE: method of forming a set of generator polynomials for use as a convolutional code with a specified end bit combination in order to handle data transmitted over a channel involves: (1) selecting real combinations of generator polynomials for inclusion into a pool of potentially possible codes, each real combination being a potentially possible code; (2) determining first lines of a weight spectrum for each potentially possible code in the pool and including potentially possible codes of the pool having the best first lines into a set of candidates; (3) determining the best codes from the set of candidates based on the number of first L lines in the weight spectrum; (4) selecting the optimum code(s) from the best codes; and (5) configuring the shift register circuit(s) of the data transmitter in order to realise the optimum code(s).

EFFECT: optimisation of generator polynomials of a convolutional code with specified end bit combination.

16 cl, 9 dwg, 21 tbl

FIELD: information technology.

SUBSTANCE: for the received distorted code implementation of a turbo-code with recursive convolutional code components, syndrome sequences are calculated for each code component. After that localised syndromes are determined, and, using a procedure for generating a secondary class of error vectors, the error vector with minimum weight (metric) is determined during decoding with a "solid" solution, and during decoding with a "soft" solution, an error vector with the maximum modified metric (most probable error) is selected.

EFFECT: increase authenticity of decoding, reduced device and computational complexity and realisation of an optimum decoding procedure.

2 cl, 1 dwg

FIELD: communication systems.

SUBSTANCE: coder encodes series of information bits at given encoding speed and outputs encoded symbols. Controller control coder so that when length of frame of series of information bits is first length, coder outputs encoded symbols, and when length of frame of series of information bits is second length, coder outputs partial symbols from encoded symbols, while second length is less than first length.

EFFECT: higher precision.

3 cl, 10 dwg, 2 tbl

FIELD: radio engineering, possible use in radio communication systems for correcting multiply repeated errors in communication channel.

SUBSTANCE: in accordance to method, non systematic convolution encoder is utilized with modulus two adders, number of which determines speed of code, while adders are represented by generative polynomials, which determine communication types between register cells, and during decoding, in accordance to method, principle of syndrome decoding of block codes is utilized for guaranteed correction of multiply repeated errors, also to end of input informational series, number of zero symbols is added by one lesser than number of memory cells, in decoder, syndrome calculation is performed and correction of errors, while building of vector of errors is performed on basis of comparison of received syndrome with standard syndromes.

EFFECT: simplified method of generation of code combination, and simplification of device for guaranteed correction of multiply repeated errors.

2 dwg

FIELD: digital audio-radio-broadcasting.

SUBSTANCE: invention concerns methods and devices for encoding digital information, containing encoding stages with direct correction of errors in a set of bits of digital information with usage of complementary ultra-precise codes with displayed configuration; modulation of a set of carrying signals with bits, corrected by direct error correction; and transmission of carrying modulated signals. Modulation may contain a stage of independent amplitude manipulation of cophased and quadrature components of QAM-set with usage of Gray codes corresponding to amplitude levels. Also, receives for such signals are disclosed.

EFFECT: increased reliability of transmitted digital information through communication channel under certain fadeout or interference conditions.

6 cl, 13 dwg, 13 tbl

FIELD: information technology.

SUBSTANCE: for the received distorted coded implementation, a syndrome sequence is calculated, in which localised syndromes are determined, and, using an iterative procedure for presenting the localised syndrome in form of linear combinations of syndromes with single errors, the group of localised units of minimum weight errors is determined during decoding with "solid" solution, while during decoding with "soft" solution, the group of localised units of errors with maximum metric is selected.

EFFECT: increased authenticity of decoding, reduced device and computational complexity and faster operation of the decoder during optimum decoding procedure.

2 cl, 1 dwg

FIELD: information technology.

SUBSTANCE: for the received distorted code implementation of a turbo-code with recursive convolutional code components, syndrome sequences are calculated for each code component. After that localised syndromes are determined, and, using a procedure for generating a secondary class of error vectors, the error vector with minimum weight (metric) is determined during decoding with a "solid" solution, and during decoding with a "soft" solution, an error vector with the maximum modified metric (most probable error) is selected.

EFFECT: increase authenticity of decoding, reduced device and computational complexity and realisation of an optimum decoding procedure.

2 cl, 1 dwg

FIELD: physics.

SUBSTANCE: method of forming a set of generator polynomials for use as a convolutional code with a specified end bit combination in order to handle data transmitted over a channel involves: (1) selecting real combinations of generator polynomials for inclusion into a pool of potentially possible codes, each real combination being a potentially possible code; (2) determining first lines of a weight spectrum for each potentially possible code in the pool and including potentially possible codes of the pool having the best first lines into a set of candidates; (3) determining the best codes from the set of candidates based on the number of first L lines in the weight spectrum; (4) selecting the optimum code(s) from the best codes; and (5) configuring the shift register circuit(s) of the data transmitter in order to realise the optimum code(s).

EFFECT: optimisation of generator polynomials of a convolutional code with specified end bit combination.

16 cl, 9 dwg, 21 tbl

FIELD: radio engineering, communication.

SUBSTANCE: receiving apparatus, which corresponds to the digital television standard T.2, known as DVB-T2, is configured to perform low-density parity-check (LDPC) decoding for physical layer channels (PLC), which denote data streams, and layer 1 (L1), which represents physical layer transmission parameters. The receiving apparatus includes a LDPC decoding apparatus which is configured such that, when a LDPC encoded data signal and a LDPC encoded transmission control signal are transmitted multiplexed, said LDPC decoding apparatus decodes both the data signal and the transmission control signal. The receiving apparatus also includes a storage device configured to be placed in front of the LDPC decoding device and to store the transmission control signal when receiving the data signal and the transmission control signal.

EFFECT: enabling simultaneous reception of data and control signals using the same apparatus.

4 cl, 12 dwg

FIELD: radio engineering, communication.

SUBSTANCE: method of generating codes for generating signal ensembles involves generating a source code of N≥4 elements, a number K≥1 of codes of N elements to be generated, as well as a target function for a set of L states of the code elements, and corresponding values of given signal parameters, characterised by an array of states of L×N×K peaks on N×K levels, connected by edges, wherein each of the L states is the initial state; generating codes; selecting a path with the extremum value of the target function, after which each generated code is assigned a symbol which corresponds to the edge of the path with the extremum value of the target function, and selecting 2≤M≤K codes with the maximum value of the ratio of the amplitude of the central peak of the autocorrelation function to the magnitude of the amplitude of the maximum lateral peak of the autocorrelation function and the minimum duration of the section of the autocorrelation function between the point of the maximum of the central peak and the point where the autocorrelation function becomes zero for the first time.

EFFECT: high jamming resistance of signals generated based on corresponding codes.

5 cl, 7 dwg

FIELD: information technology.

SUBSTANCE: intra prediction modes are coded in a bit stream. Brightness and chroma components can potentially have different prediction modes. For chroma components, there are 5 different modes defined in AVC: vertical, horizontal, DC, diagonal down right, and "same as brightness". Statistics show that the "same as brightness" mode is frequently used, but in AVC, this mode is encoded using more bits than other modes during entropy coding, therefore the coding efficiency is decreased. Accordingly, a modified binarisation/codeword assignment for chroma intra mode signalling can be used for high efficiency video coding (HEVC), the next generation video coding standard.

EFFECT: high coding efficiency.

18 cl, 4 dwg

FIELD: information technology.

SUBSTANCE: transmitting device comprises: means of generating frames, which is configured to arrange signal and pilot signal data in each of at least two signal code combinations in a frame, each signal code combination having the same length, and arrange data in said at least one code combination in a frame, a conversion means which is configured to convert said signal code combinations and said data code combinations from a frequency domain into a time domain to generate a time-domain transmission signal, and a transmitting means which is configured to transmit said time-domain transmission signal. Method is intended to be implemented by the given device.

EFFECT: enabling flexible tuning to the required portion of the transmission band and reduced content of service data.

20 cl, 15 dwg

Up!