RussianPatents.com

Liquid crystal display device. RU patent 2511608.
Liquid crystal display device. RU patent 2511608.
IPC classes for russian patent Liquid crystal display device. RU patent 2511608. (RU 2511608):

G02F1/1368 -
Another patents in same IPC classes:
Liquid crystal display device Liquid crystal display device / 2510066
Liquid crystal display device (1) according to the present invention includes: gate bus lines (2); source bus lines (4); CS bus lines (6); gate electrodes; source electrodes; first transistors (TFT1); second transistors (TFT2); first pixel electrodes; second pixel electrodes; pixel regions (8) including a first sub-pixel (8a) and a second sub-pixel (8b); pixel regions (10) including a first sub-pixel (10a) and a second sub-pixel (10b); pixel regions (12) including a first sub-pixel (12a and a second sub-pixel (12b)); gate electrodes; drain electrodes; third transistors (TFT3); first buffer capacitor electrodes; second buffer capacitor electrodes; and capacitors (Cd). Capacitances of the capacitors (Cd) in the respective pixel regions vary depending on the colours displayed by the respective pixel regions.
Pixel circuit and display device Pixel circuit and display device / 2504022
In the pixel circuit, a liquid crystal capacitor element Clc is inserted between a pixel electrode 20 and a counter electrode 80. The pixel electrode 20, one terminal of a first switch circuit 22, one terminal of a second switch circuit 23 and a first terminal of a second transistor T2 form an internal node N1. The other terminals of the first switch circuit 22 and the second switch circuit 23 are connected to a source line SL. The second switch circuit 23 is a series circuit consisting of a first transistor T1 and a diode D1. A control terminal of the first transistor T1, a second terminal of a second transistor T2 and one terminal of a boost capacitor element Cbst form an output node N2. The other terminal of the boost capacitor element Csbt and the control terminal of the second transistor T2 are connected to a boost line (BST) and a reference line (REF), respectively. Diode D1 has a rectification function from the source line SL to the internal node N1.
Liquid crystal display device Liquid crystal display device / 2498372
Liquid crystal display device (100) according to the present invention includes: first and second pixel transistors (130a, 130b); a gate former (210), which transmits a gate signal to a gate line (G); a source former (220) which transmits a source signal to first and second branching lines (225a, 225b); a first source transistor (180a) having a source which is electrically connected to the first branching line (225a), and a drain which is electrically connected to a first source line (Sa); and a second source transistor (180b) having a source which is electrically connected to a second branching line (225b), and a drain which is electrically connected to a second source line (Sb).
Liquid crystal display Liquid crystal display / 2498371
Display (100) has pixels which include pixels (R, G, B and Y) of m types (where m is an even number and m≥4), which display different colours. The pixels are arranged such that n of the m types of pixels (where n is an even number, n≤m and n is a divisor of m) a repeatedly arranged in the same order in a direction along a row. Each row of pixels formed by said pixels includes a group of pixels, each associated with n pixels arranged in series in the direction along the row. Gray level voltages with opposite polarities on corresponding signal lines (13) are applied to pixel electrodes (11) in two random neighbouring pixels in each group of pixels. In two random groups of pixels which are neighbouring in the direction along the row, gray level voltages with opposite polarities on corresponding signal lines are applied to pixel electrodes in pixels displaying the same colour. The signal lines include at least one pair of neighbouring signal lines (13p) for applying gray level voltages of the same polarity. The "source-drain" capacitance in pixels lying between the signal lines is less than the "source-drain" capacitance in other pixels.
Liquid crystal display device and method of making said device Liquid crystal display device and method of making said device / 2497169
Liquid crystal display device has a conductivity blocking element (31) for preventing electrical conductivity between an electrode film (19) in order to create conductivity between a gate line (12) and a main line (14c) in a contact opening (20) in an active matrix substrate (1) and an electrode film (23) as a common electrode for an opposite substrate (2). The conductivity blocking element (31) is provided on at least any one of the active matrix substrate (1) and the opposite substrate (2), in a position which at least partially overlaps the electrode film (19) in a direction normal to the substrate between the electrode film (19) of the active matrix substrate (1) and the electrode film (23) of the opposite substrate (2).
Liquid crystal display device Liquid crystal display device / 2495466
Liquid crystal display device has a plurality of pixels, each having at least a first electrode (21) having a first corner portion with a first edge parallel to the row direction, and a second edge parallel to the column direction, as well as a first substrate having an electrode layer (e.g. a counter electrode (18a) of a memory capacitor) which overlaps at least a portion of the first edge and at least a portion of the second edge of the first corner portion.
Tft array substrate and liquid crystal display panel Tft array substrate and liquid crystal display panel / 2491591
Array substrate (20) includes TFT elements and pixel electrodes, respectively connected to the TFT elements which are arranged in form of an array on an insulating substrate. The array substrate includes: gate bus lines made from a first metal material (M1); source bus lines made from a second metal material (M2); pixel electrodes made from a third metal material (M3); a clock wiring (72) made from the first metal material (M1); a branch wiring (74) made from the second metal material (M2); and a connection conductor (102) made from the third metal material (M3), the connection conductor (102) connecting the clock wiring (72) and the branch wiring (74) at a connection part (80) in a peripheral area (24), the connection part (80) having a branch wiring through-hole (112), which exposes the branch wiring (74) which is covered with the connection conductor (102), and overlaps the clock wiring (72) at least partly in a plan view.
Liquid crystal display device Liquid crystal display device / 2491590
Liquid crystal display device includes a pixel electrode (30) including a peripheral portion (36), an insulated portion (32) and a plurality of branch portions (34). The plurality of branch portions (34) are formed of a plurality of first through fourth branch portions (34A-34D) respectively extending in first through fourth directions. Through these branch portions, first through fourth regions (35A-35D) in which liquid crystal molecules are aligned in different directions from each other when voltage is applied are formed. The insulated portion (32) is surrounded by the first through fourth regions (35A-35D), and is connected to the peripheral portion (36) by a connection portion (38) but not by any of the plurality of branch portions (34) or connected to the peripheral portion (36) by one of the first through fourth branch portions (34A-34D).
Substrate containing thin film transistors and lcd display wherein such substrate is used Substrate containing thin film transistors and lcd display wherein such substrate is used / 2488865
Substrate contains gate bus lines (G2, G3), auxiliary capacitor bus lines (CsYH3, CsYL.2), auxiliary capacitor bus line (Cs XH1) arranged within the same conductor layer as the gate bus lines (G2, G3) and forming the auxiliary capacitor (22) of the first subpixel (SP21) and auxiliary capacitor bus line (Csxl2) arranged within the same conductor layer as the gate bus lines (G2, G3) and forming the auxiliary capacitor (25) of the second subpixel (SP22). The auxiliary capacitor bus line (CsYH3) is connected to the auxiliary capacitor bus line (Csxh1); the auxiliary capacitor bus line (CsYL2) is connected to the auxiliary capacitor bus line (Csxl2) by means of conductors arranged within conductor layer other than that containing the gate bus lines (G2, G3).
Pixel circuit and display unit Pixel circuit and display unit / 2488174
Pixel circuit (2) comprises: an internal assembly (N1) which maintains the pixel data voltage applied to a portion (21) of a display unit, a first switching circuit (22) which transmits the pixel data voltage supplied from a data signal line (SL) to the internal assembly (N1) via at least a switching element (T4), a second switching circuit (23) that transmits the voltage applied to a predetermined voltage supply line (VSL), to the internal assembly (N1) without passing through the switching element (T4) and a control circuit (24) that maintains the predetermined voltage according to the pixel data voltage maintained in the internal assembly (N1), one end of a first capacitive element (C1) and controls connection/disconnection of the second switching circuit (23 ).
Active matrix substrate, panel of liquid-crystal display, equipped with it, and method to produce active matrix substrate Active matrix substrate, panel of liquid-crystal display, equipped with it, and method to produce active matrix substrate / 2441263
Substrate comprises multiple first conducting links that stretch in parallel relative to each other; multiple second conducting links, every of which is ensured between adjacent first conducting links so that they stretch in parallel relative to each other; and the third conducting link, which crosses the first conducting links with an insulating film between them, with which the second conducting links are connected via contact holes formed in the insulating film, and which has larger width compared to the second conducting links. Each of the first conducting links has a part with multiple lines and a part with a single line, which are connected together in the area that is applied onto the third conducting link. Parts with multiple lines and parts with a single line of the first conducting links are arranged so that they adjoin each other, the third conducting link has a slot, which crosses each of parts with multiple lines, and each of the contact holes is provided between adjacent parts with a single line.
Substrate with active matrix, display device, method of checking substrate with active matrix and method of checking display device Substrate with active matrix, display device, method of checking substrate with active matrix and method of checking display device / 2453881
Substrate with an active matrix is provided with first current-conducting test tracks (70, 75), configured to transmit control signals to first current-conducting switching tracks which are not adjacent each other, and to second current-conducting switching tracks which are not adjacent each other. The substrate is also provided with second current-conducting test tracks (72, 77), configured to transmit control signals to first current-conducting switching tracks which are not adjacent each other and are not connected to the first current-conducting test tracks, and to second current-conducting switching tracks which are not adjacent each other and are not connected to the first current-conducting test tracks.
Liquid crystal display device and television receiver Liquid crystal display device and television receiver / 2453882
Invention relates to display devices. A first pixel electrode (17a), a second pixel electrode (17b), a third pixel electrode (17c) and a fourth pixel electrode (17d) are provided in a pixel (100); the first pixel electrode (17a) is connected to a data signal line (15x) through a first transistor (12a), the second pixel electrode (17b) is connected to the data signal line (15x) through a second transistor (12b), and the first transistor (12a) and the second transistor (12b) are connected to one scanning signal line (16x); one of the two conductors (18p, 18q) of a storage capacitor forms a capacitor with the first pixel electrode (17a), and the other forms a capacitor with the second pixel electrode (17b); and one of the two conductors (18p, 18q) of the storage capacitor receives a signal from the conductor of the storage capacitor and the other receives another signal of the conductor of the storage capacitor. This configuration enables to improve the viewing angle characteristics of the liquid crystal display device with a pixel separation mode (with capacitor coupling).
Substrate with active matrix, manufacturing method of substrate with active matrix, liquid-crystal panel, manufacturing method of liquid-crystal panel, liquid-crystal display, liquid-crystal display unit and tv set Substrate with active matrix, manufacturing method of substrate with active matrix, liquid-crystal panel, manufacturing method of liquid-crystal panel, liquid-crystal display, liquid-crystal display unit and tv set / 2468403
Liquid-crystal panel includes: the first and the second pixel electrodes (17a and 17b) within one pixel (101); the first upper capacitor electrode (37a) connected to the first pixel electrode (17a); the second upper capacitor electrode (37d) connected to the second pixel electrode (17b); the first lower capacitor electrode (47a) made in layer in which sweep signal bus (16x) is generated and connected to the first pixel electrode (17a); and the second lower capacitor electrode (47b) made in the same layer and connected to the second pixel electrode (17b). The first pixel electrode (17a) is connected to data signal bus (15x) via transistor (12a). The first capacitor is formed between the first electrical conductor and the second capacitor electrode, and the second capacitor is formed between the second electrical conductor and the first capacitor electrode.
Thin-film transistor, shift register, circuit of scan signals bus control, display device and method to tune thin-film transistor Thin-film transistor, shift register, circuit of scan signals bus control, display device and method to tune thin-film transistor / 2471266
Thin-film transistor comprises the first capacitor, comprising an area, in which the first electrode of the capacitor connected with an electrode of source, and the second electrode of the capacitor are arranged one on the other in direction of thickness at opposite sides of the first layer of a dielectric, formed between them, the second capacitor, comprising an area, in which the third and fourth electrodes of the capacitor are arranged one above the other in direction of thickness at the opposite sides of the second layer of the dielectric, formed between them, four output buses, stretching from the appropriate electrode of the capacitor in a plane direction, the first connection crossing the second and fourth output buses, when looking in direction of thickness, and the second connection crossing the first and third output buses, when looking in direction of thickness, besides, the second electrode of the capacitor and the gate electrode are connected to each other via the second output bus, the third electrode of the capacitor and the source electrode are not connected to each other, the fourth electrode of the capacitor and the gate electrode are not connected to each other.
Active matrix substrate, liquid crystal panel, liquid crystal display device, liquid crystal display unit and television receiver Active matrix substrate, liquid crystal panel, liquid crystal display device, liquid crystal display unit and television receiver / 2475792
Active matrix substrate includes first and second pixel electrodes (17a, 17b) in each pixel region; the first pixel electrode (17a) is connected to a data signal line (15) through a transistor (12); the second pixel electrode (17b) is connected to the first pixel electrode (17a) through a capacitor formed between the second pixel electrode (17b) and the capacitance coupling electrode (67), which is electrically connected to the first pixel electrode (17a); the second pixel electrode (17b) overlaps a retaining capacitor line (18) through an insulating layer, and the insulating layer has a thin region (51a) lying such that it makes up part of the area which does not overlap the capacitance coupling electrode (67).
Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, television receiver and method of manufacturing active matrix substrate Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, television receiver and method of manufacturing active matrix substrate / 2478225
Invention relates to an active matrix substrate on which there are a plurality of pixel electrodes in one pixel region; and a liquid crystal display device (based on a pixel division system), having an active matrix substrate. Each pixel region includes a first and a second pixel electrode (17a, 17b) and from a first to a third capacitor electrode (67x-67z), each lying in a layer in which a data signal line (15) is located. One electroconductive transistor electrode (9), the first pixel electrode (17a) and the second capacitor electrode (67y) are electrically connected to each other. Each of the first and third capacitor electrodes (67x, 67z) is electrically connected to the second pixel electrode (17y). The first-third capacitor electrodes are aligned in said order in a row direction such that they are superimposed on a retention capacitor line (18) through a first insulating film, and the second capacitor electrode (67y) is superimposed on the second pixel electrode (17b) through a second insulating film.
Method of making liquid-crystal panel, glass substrate for liquid crystal panel and liquid crystal panel having glass substrate Method of making liquid-crystal panel, glass substrate for liquid crystal panel and liquid crystal panel having glass substrate / 2481608
Method involves steps of simultaneously forming an electrode (41), a TFT gate (40) and a bottom layer (51) of a marking area (50), simultaneously forming the insulating film (42) of the TFT gate (40) and a protective insulating film (52) which covers the bottom layer (51), carrying out different film deposition processes and pattern deposition processes. The bottom layer (51) is covered by the protective insulating film (52), leaving the main surface of the bottom layer (51) unprotected except its periphery, by removing at least part of the protective insulating film (52). A pixel electrode (46) and a top layer (56) of the marking area (50), which covers the main surface of the bottom layer (51) in the part which is not covered by the protective insulating film (52), are simultaneously formed, and marking is carried out by making a through-hole (58) by exposing the marking area (50) using a laser beam (100).
Display device substrate, method of making display device substrate, display device, liquid crystal display device, method of making liquid crystal display device and organic electroluminescent display device Display device substrate, method of making display device substrate, display device, liquid crystal display device, method of making liquid crystal display device and organic electroluminescent display device / 2483339
Invention provides a display device substrate having: a light-sensitive resinous film; and a pixel electrode in that order on the side of the insulating substrate. The display device substrate has a gas-proof insulating film on a layer on top of the light-sensitive resinous film in order to prevent spreading of the gaseous substance formed from the light-sensitive resinous film, or has a gas-proof insulating film between the light-sensitive resinous film and the pixel electrode in order to prevent spreading of gaseous substance formed from the light-sensitive resinous film.
Display device Display device / 2486557
Liquid-crystal display contains a number of input terminals at surface of the common electrode substrate located at opposed thin-film substrate; terminals are located so that they are opposite to a number of output terminals located at substrate of external circuit. A number of input terminals are imposed onto a number of output terminals at sight of a number of input and output terminals in the same plane, nevertheless a number of input terminals is made so that it could not be imposed onto the thin-film substrate. A number of input terminals and the drive circuit are connected electrically through conductor located between thin-film substrate and substrate of the common electrode. A number of input terminals and a number of output terminals are connected electrically through connector having a conducting area and isolating area which are alternated at the surface for the purpose of connection with a number of input terminals and a number of output terminals.

FIELD: physics, optics.

SUBSTANCE: in the liquid crystal display device, a first auxiliary line 430 is narrow and a second auxiliary line 440 is situated at the closest position to the periphery of the substrate. The first auxiliary line is situated between the control signal generator circuit of the scanning line and a display region. The second auxiliary line is situated between the control signal generator circuit of the scanning line and the edge of the first substrate, which is opposite to the display region with respect to signal generator circuit.

EFFECT: high reliability and small size of the device.

17 cl, 15 dwg

 

The technical field to which the invention relates

The present invention relates to the liquid crystal display devices with active matrix, in particular to the topology of the shift register, which is included in the scheme shaper control signals the signal cable scanning, and different lines wiring, provided in the LCD display device.

The level of technology

There are usually known device's display has an active matrix, in which many lines of the bolt bus (lines signal scan) and many lines itogovoj bus (lines video) posted in the network structure, and many sections of the formation of a pixel is placed in a matrix to match their respective intersection packing and bus lines itogovoj bus. Each of the sites of the formation of a pixel includes thin-film transistor (TFT), which is a switching element with the conclusion of the shutter, connected with the line of the bolt bus, passing through its corresponding intersection, and output the source connected to the line itogovoj buses passing through the intersection, and also includes the capacity of the pixel to hold the value of a pixel. Such a device's display has an active matrix also provides driver control signals shutter (scheme shaper control signals line signal scan) for excitation lines of the bolt bus and driver control signals source (scheme shaper control signals line video) for excitation lines itogovoj bus.

The video, each specifying the pixel value, are transferred lines itogovoj bus, but it is impossible for lines itogovoj bus in parallel (simultaneously) to transmit the signals that indicate the pixel values for a set of rows. Therefore, the signals are consistently recorded in the capacity of a pixel in the areas of formation pixel placed in the matrix, on a line-by-line basis. So shaper control signals shutter includes a multistage the shift register, so that each line of the bolt bus consistently selected during the specified period. This scheme of the shift register integrally formed on the substrate (where formed TFT), and this configuration is known as unified driver control signals gate.

In this panel display with a single driver control signals gate clock signal required for the shift register are submitted to the cascades of the shift register on the lines wiring, placed outside the periphery of the panel for the purpose of signaling the outline of the driver control signals. Clock signals should normally be submitted in TFT included in the shift register, and therefore the scope for the formation of the topology of the shift register should be drawn from the point where the line of distribution for signalling the outline of the driver control signals, to the point where posted lots of formation of a pixel. This is one of the factors that increases the length of the field topology of the shift register, and, in particular, any display device with shift register based on a certain number of clock signals, tends to have a large area of the topology of the shift register.

Additionally, in a typical liquid crystal display devices with active matrix provided the line auxiliary capacity parallel to the lines of the bolt bus, forming auxiliary capacity by capacitive coupling with pixel electrodes. In addition, the connector auxiliary capacity is provided in the field of the frame with the purpose of giving overall capacity on line auxiliary capacity. The connector auxiliary capacity has lines auxiliary capacity, usually United with it, and therefore, as a rule, it is often this case is that the connector auxiliary capacity is provided in the field of the frame between the driver signals gate control and display area.

In this respect, Japanese lined patent publication №2007-10900 describes the configuration in which the auxiliary line the capacity is connected to the signal line of the source schema Builder signals control line signal scan through shared line, equivalent to a connector auxiliary capacity. In addition, the Japanese laid patent publication №10-48663 describes the configuration in which the first and second lines, auxiliary tanks are connected with line voltage source and the line voltage of the earth, respectively, schemes shaper control signals line signal scanning. With this configuration reduces the resistance auxiliary capacity, and stabilizes the circuit shaper control signals.

The list of references

Patent document

Patent document 1: Japanese lined patent publication № 2007-10900

Patent document 2: Japanese lined patent publication № 10-48663

Summary of the invention

Problem solved by the invention

By the way, the area of the frame is covered (blocked), but not entirely, a sealing material for the LCD panel, and when is the shift register with large field topology, the shift register is often partially covered by, and the rest is not overlaps. In this case, if the width of the sealing material is unstable, area of coverage sealing material changes between bistable circuits included in the cascades of the shift register (and connected to the signal lines scanning), so also changes the zone, overlapped liquid crystal, resealable within the zone, not overlapped with sealant material. Therefore the scheme is influenced capacity, which vary from one scheme to another, and schema changes from the point of view of their output signals, which can lead to different pixel intensity and flickering.

In addition, the connection line and branch lines to supply clock signals, etc. to the schema of the shift register, you must provide in the area between the edge of the LCD panel and the shift register. In this case, if the indium oxide and tin (ITO) or the like, which is composed of a pixel electrodes used to connect the connection lines and branch lines, ITO is left unprotected in the contact boxes, which are the connecting point. When the material spacers (for example, fibreglass or the like), mixed with a sealing material comes into contact with ITO, there may be partial gaps or breaks, leading to higher resistance to breakage, etc in connecting the dots.

Therefore, it is preferable that the schema of the shift register are not overlap sealing material, and contact window not overlap sealing material, or the number of blocked contact Windows were minimized.

In this respect, the above problems can be solved by ensuring the field (used as a field attachment) for sealing of material outside of the region where formed lines wiring and circuits. However, this configuration increases the area of the frame, making it impossible to achieve the LCD panel with narrow bezel.

Therefore, the present invention is to ensure the LCD display device in which the length of the region overlapped sealing material within the area of distribution for signalling a shift register, can be reduced without increasing the area frames and floors of the shift register sealing material.

Solving problems

The first aspect of the present invention relates to the liquid crystal display device with active matrix containing the first substrate, including the display area, where many sections of the formation of pixels to form the image to be displayed, posted in the matrix, the second substrate, opposite the first substrate and liquid crystal layer, sealed between the first and second substrates via a given sealing material, which

first substrate includes:

many lines of video signal for transmission of signals to represent the image to be displayed;

many lines signal scan, crossing the line video;

many auxiliary lines provided so that they parallel lines signal scanning;

supporting the connector, secure so that it goes in the direction of placing auxiliary line and electrically connected with auxiliary lines; and

the schema Builder signals control line signal scan, which includes a group schemes for selective excitation of the signal lines scanning, and

at least some of the auxiliary connector line includes connectors, provided between the schema Builder signals control line signal and scan edge of the first substrate, which is opposite the display area on the schema Builder signals control line signal scanning.

The second aspect of the present invention, based on the first aspect inventions, auxiliary connector line includes/first supporting the connector, secure between the schema Builder signals control line signal scan and display area; and

the second auxiliary connector provided between the scheme shaper control signals line signal and scan edge of the first substrate, which is opposite the display area on the schema Builder signals control line signal scanning.

sealing material is stretched from the position near the edge of the first substrate to a specified position on a connector signal excitation.

In the fourth aspect of the present invention, based on the third aspect of the invention, in addition contains many branch lines signal of excitation, connected with connection supply line of the excitation signal via the contact window, thus connecting a connector signal excitation with a group schemes, in which

sealing material is stretched from the position near the edge of the first substrate to a specified position on the part of the contact window.

In the fifth aspect of the present invention, based on the fourth aspect of the invention, the contact window connect the connector signal excitation and branch lines signal excitation by means of the same material as the pixel electrode provided in the areas of formation of a pixel.

In the sixth aspect of the present invention based on any of the second-fifth aspects of the invention, the second auxiliary connector line is wider than the first auxiliary connector line.

In the seventh aspect of the present invention, based on the second aspect of the invention, the first auxiliary connector line made of the same material as the second auxiliary connector line.

In the eighth aspect of the present invention, based on the second aspect of the invention, additionally contains a number of subsidiary branch lines between the first and second

auxiliary connector lines and auxiliary branch lines connect the first and the second auxiliary connectors, which

auxiliary branch lines are located on approximately equal intervals in the direction of the allocation, so that each subsidiary branch line passes between the two schemes, the next one in the direction of the allocation within the group schemes.

In the ninth aspect of the present invention, based on the eighth aspect of the invention, auxiliary branch lines are located so that pass between all circuits, close coupled in the direction of the allocation within the group schemes.

In the tenth aspect of the present invention, based on the second the aspect of the invention, additionally contains:

many auxiliary branch lines between the first and second auxiliary lines, and auxiliary branch lines connect the first and the second auxiliary connectors; and

mishanya lines, with each connects two different schemes, located in the area of placement within a group schemes, in which

mishanya lines are shaped so as to narrow near their intersections with the auxiliary branch lines.

In the eleventh aspect of the present invention, based on the tenth aspect of the invention, auxiliary branch lines formed so as to narrow near their intersections with mishenyami lines.

In the twelfth aspect of the present invention, based on the second aspect of the invention, additionally contained end auxiliary line to connect the first and second auxiliary connection lines, and end auxiliary line is around the schema Builder signals control line signal scan, or between one end of its first satellite connectors and one by the end of the second auxiliary connectors, or between the other end of the first auxiliary connector and another end of the second auxiliary connectors, or both.

In the thirteenth aspect of the present invention, based on the second aspect of the invention, the scheme of the former signals control line signal scan includes the first group schemes for selective excitation lines signal scan on the one hand, and the second group schemes for selective excitation lines signal scan on the other hand, with the first supporting the connector is located between the first or second group schemes and the display area, and the second auxiliary connector line is located between the first or second group schemes and the edge of the first substrate, which is opposite the display area in relation to the first or the second group schemes.

In the fourteenth aspect of the present invention, based on the thirteenth aspect of the invention, additionally contains a number of subsidiary branch lines between the first and

the second auxiliary lines, located at the above-mentioned one or the other side, and auxiliary branch lines connect the first and the second auxiliary connectors, and

each of the subsidiary branch line passes between the two schemes, the next one in the direction of the allocation within the group schemes, so that the subsidiary branch line mentioned one side and auxiliary branch line on the other side are arranged so that alternate in the direction of accommodation.

In the fifteenth aspect of the present invention, based on the thirteenth aspect of the invention, additionally contains limit auxiliary line to connect the second auxiliary connectors located on the mentioned both sides, and end auxiliary line is located, or between one end of the second auxiliary connectors mentioned on one side and one end of the second auxiliary connectors on the other side, or between the other end of the second auxiliary connectors on the mentioned one side and the other end of the second auxiliary connectors on the other side, or both.

In the sixteenth aspect of the present invention, based on the second aspect of the invention, the second auxiliary connector line has many holes.

In the seventeenth aspect of the present invention, based on the third aspect of the invention, the connector signal excitation includes many lines wiring, and most broad line distribution, which is one of sealing material, has many holes.

In eighteenth aspect of the present invention, based on the second aspect of the invention, auxiliary lines are many types excited to be installed with different potentials, with the first auxiliary connector line is provided by many in according to the types, and the second auxiliary connector line is provided by many in accordance with the types.

The effect of the invention

According to the first aspect of the present invention supporting the connector is located between the edge of the first substrate and schema Builder the control signals of the signal cable scanning, so that may be achieved by the appropriate field from the edge of the first substrate without increasing the area of the frame, making it possible to reduce the length of the region overlapped sealing material distribution for signalling on the schema Builder the control signals of the signal cable scanning without overlapping schemes shaper control signals the signal cable scanning sealing material. In addition, high capacity (formed subsidiary of the connecting line) can be placed between the schema Builder signals control line signal scan and the edge of the substrate, and therefore, the diagram can be

protected against electrostatic discharge that occurs outside of the substrate.

According to the second aspect of the present invention second auxiliary connector line is provided between the edge of the first substrate and schema transformation of signals of control line signal scan, regardless of the first auxiliary connectors, so the first auxiliary the connector can be formed narrow. Consequently, the corresponding field from the edge of the first substrate can be achieved without increasing the load on the secondary connection line or increase the area of the frame, making it possible to reduce the length of the region overlapped sealing material distribution for signalling the outline of the driver signals control line signal scan without overlapping schemes shaper control signals the signal cable scanning sealing material. In addition, high capacity (formed the second auxiliary connection line) can be placed between the schema Builder signals control line signal scan and the edge of the substrate, and so that the network can be protected against electrostatic discharge that occurs outside of the substrate.

According to the third aspect of this the invention of the connector the signal excitation is provided between the auxiliary terminal line and schema transformation of signals of control line signal scanning and sealing material is stretched from the position near the edge of the first backing up setpoint position on a connector signal excitation,

that makes it possible to reduce the length of the region overlapped sealing material distribution for signalling the outline of the driver signals control line signal scan without overlapping schemes shaper control signals the signal cable scanning sealing material.

According to the fourth aspect of the present invention sealing material is stretched to a specified position on the part of contact Windows, making it possible to reduce the likelihood where partial break and breakage, leakage current, etc. in other contact boxes, thus preventing the variability of the output signals (usually cascades) scheme shaper control signals the signal cable scanning due to a changing capacities. In addition, the second auxiliary connector line is located near the edge of the substrate, and so the contact window can be located at a considerable distance from the edge of the substrate. Thus, it is possible to prevent or reduce the corrosion of the distribution due to the humidity.

According to the fifth aspect of the present invention of the contact window connect line wiring the same material that pixel electrodes, making it possible to prevent the increasing number of photomasks used in the production of substrates.

The sixth aspect of the present the invention of the second auxiliary connector line is wider than the first auxiliary connector line that makes it possible to achieve the appropriate field from the edge of the first substrate, thereby reducing the length of the region overlapped sealing material wiring for signalling the outline of the driver signals control line signal scan without overlapping schemes shaper control signals the signal cable scanning sealing material.

According to the seventh aspect of the present invention of the first auxiliary terminal line made of the same material as the second auxiliary connector line, so you can distribute such as connection points, such as the contact window for connection of the first auxiliary connector and the second auxiliary connectors, thereby eliminating the need to touch connection-related issues, such as the partial break and breakage.

According to the eighth aspect of the present invention auxiliary branch lines are spaced at equal intervals in the direction of the allocation, so that each subsidiary branch line passes between the two schemes, the next one in the direction of the allocation within the group schemes, making it possible to reduce the variability of output signals to group schemes due to the impact of potential changes due to stray capacitance) via an auxiliary branch lines.

According to the ninth aspect of the present invention auxiliary branch lines are positioned so that it passes between all circuits, close coupled in the direction of the allocation within the group schemes, making possible the elimination or significant reduction of the variability of the output signals in a group

schemes due to the influence by means of the auxiliary branch line.

According to the tenth aspect of the present invention mishanya lines are formed so that they are narrowing near their intersections with the auxiliary branch lines, making it possible to reduce the transitional capacity between mishenyami lines and auxiliary branch lines, thus reducing the variability of output signals to group schemes due to the impact through a subsidiary branch lines.

According to the seventh aspect of the present invention auxiliary branch lines formed similar to narrow near their intersections with mishenyami lines, making it possible additional reduction of the transition capacity between mishenyami lines and auxiliary branch lines, thus additionally reducing the variability of output signals to group schemes because of the impact of through subsidiary branch lines.

According twelfth aspect of the present invention end auxiliary line allows you to have very high capacity (formed auxiliary terminal line, which includes terminal construction line) between the scheme shaper control signals the signal cable scanning and the edge of the substrate, making it possible to reliably protect the circuit from electrostatic discharge that occurs outside of the substrate.

According to the thirteenth aspect of the present invention of the first and second group schemes excite every single signal line scan from opposite ends, making it possible to eliminate or reduce fillet wave signals. In addition, can be reduced to the size of the circuit elements (usually TFT), included in group schemes, thereby reducing the length of the region overlapped sealing material distribution for signalling the outline of the driver signals control line signal scan without overlapping schemes shaper control signals line signal scan sealing material.

In addition, even when every single line signal scan is initiated with one end, the line signal scan can be divided into the group that brought the first group of schemes and group excited by the second group schemes, making it possible to reduce the size bistable circuits in the direction of the allocation, thereby reducing the length of the region overlapped sealing material distribution for signalling the outline of the driver signals control line signal scan without overlapping schemes shaper control signals the signal cable scan sealing material.

According fourteenth aspect of the present invention auxiliary branch line on one side and auxiliary branch line on the other side are arranged so that rotate in the direction of accommodation, making it possible to exclude or to reduce the possibility that any scheme, which has a significant impact specific line signal scan, connected with it, leads to

According to the fifteenth aspect of the present invention end auxiliary line to connect the second auxiliary connection lines at least at one end to allow you to place a very high capacity (formed auxiliary lines, includes end auxiliary line) between the schema Builder signals control line signal scan and the edge of the substrate, allowing better protection schemes against electrostatic discharge that occurs outside of the substrate.

According to the sixteenth aspect of this the invention of the second auxiliary connector line has many holes, so, for example, when used svetootverdevayuschih sealing material, sealing material can reliably be cured by light passing through the holes, and working conditions sealing material on non-transparent distribution can easily be explored through the holes.

According seventeenth aspect of the present invention is the widest part of the connection supply line of the excitation signal, which is one of sealing material, has many holes, so sealing material that is svetootrazhayuschimi, can reliably be cured, and can easily be explored on working conditions and sealing material on the wiring.

According to the eighteenth aspect of the present invention each of auxiliary lines, the first subsidiary of the connection lines and the second place auxiliary connectors are provided in many types, so it can be called different change potentials held in many sections of the formation of the movies are usually included in every single area for formation of a pixel, making it possible to increase the angle of observation LCD panels.

Brief description of drawings

Figure 1 is a diagram topology shaper control signals shutter included in the LCD display has an active matrix, according to the first variant of the implementation of the present invention.

Figure 2 is a diagram illustrating the equivalent circuit of a site of formation of a pixel in the first variant of implementation.

Figure 3 is a block diagram that describes the configuration of the driver control signals shutter option implementation.

Figure 4 is a diagram that illustrates the topology of the shift register and different lines wiring in option implementation.

Figure 5 is a top view of illustrating the sample form branched line auxiliary capacity and mishenei line in option implementation.

6 is a top view of illustrating the sample form branched line auxiliary capacity and mishenei line varieties of option exercise.

Fig.7 is a view in the context of illustrating the design of contact window option implementation.

Fig is a diagram that illustrates the topology of the shift register and different lines wiring, where, as expected, is not ensured optional second the connector auxiliary capacity variant of implementation.

Figure 9 is a diagram that illustrates the topology of the shift register and different lines wiring in the second embodiment of the present invention.

Figure 10 is a diagram that illustrates the topology of the shift register and different lines wiring in the third embodiment of the present invention.

11 is a block diagram that describes the configuration of the driver control signals gate in the fourth embodiment of the present invention.

Fig is a diagram that illustrates the topology shift registers and various lines wiring in option implementation.

Fig is a diagram that illustrates the topology of the shift register and different lines wiring in the fifth embodiment of the present invention.

Fig is a diagram illustrating the equivalent circuit of a site of formation of a pixel in the sixth embodiment of the present invention.

Fig is a diagram that illustrates the topology of the shift register and different lines wiring in option implementation.

Embodiments of the invention

Below this document describes options for the implementation of the present invention with reference to the attached drawings.

<1. The first option exercise>

<1.1 General configuration and operation>

Figure 1 is a block diagram illustrating the overall configuration of the LCD display has an active matrix, according to the first variant of the implementation of the present invention. As shown in figure 1, the LCD display device is provided with a source of 100 power inverter 110 direct current into direct current (DC)scheme, 200 control the display, driver 300 control signals (scheme shaper control signals line video) source, 400 driver control signals (scheme shaper control signals line signal scan) shutter scheme 500 shaper control signals common electrode and a plot of 600 display. Usually shaper 400 signals gate control and plot 600 display are formed on the same substrate, i.e. they are formed integral.

Plot 600 display includes many ( j ) lines SL 1-SL j itogovoj bus (lines video), many ( i ) lines GL 1-GL i the bolt bus (lines signal scan) and many ( i x j ) plots forming pixel provided to match their respective intersection SL 1-SL j itogovoj and bus lines GL 1-GL i sealing of the tire.

Figure 2 shows an equivalent circuit plots P( n , m ) the formation of a pixel in the area of 600 display in this embodiment. As shown in figure 2, every part of P( n , m ) the formation of a pixel includes TFT 10, which is a switching element with the conclusion shutter connected to the line GL n bolt bus, and output the source connected to the line SL m itogovoj buses passing through the intersection, pixel electrode E pix , connected with the conclusion of the flow TFT 10, the common electrode E com , usually provide for plots P( i , j ) the formation of a pixel, and the liquid crystal layer, usually provide for plots P( i , j ) the formation of a pixel and located between pixel electrode E pix and General electrode E com as electro-optic element.

The liquid crystal layer (sealed) is sealed between the substrate on which formed pixel electrode E pix (below in this document referred to as the matte TFT"), and the substrate on which formed the common electrode E com (together with colored filters, etc.) (below in this document referred to as the "opposite substrate"). Specifically, the liquid crystal layer is sealed inside (on the side of the plot is 600 display) by sealing material provided in the field of the frame matte TFT (and area frame opposite substrate). Note that the common electrode E com optional formed on the opposite substrate, and in the case of, for example, a liquid crystal display devices that use electric field, horizontal surface of the substrate, the common electrode E com can be provided on the side of the TFT substrate.

Each of the plots P( n , m ) the formation of a pixel has a capacity C 1c liquid crystal (also referred to as the "capacity pixel"), formed pixel electrode E pix and General electrode E com opposite to him in respect of the liquid crystal layer. Each pixel electrode E pix has two lines and SL SL m m+1 itogovoj bus provided on opposite sides, and is connected to the line SL m itogovoj bus through TFT 10. In addition, line n CsL auxiliary tanks are provided in parallel lines GL n bolt bus, and each of the sections of P( n , m ) the formation of a pixel has an auxiliary capacity Ccs formed between the pixel electrode E pix and line n CsL auxiliary capacity. In this case the line GL 1-GL i bolt carrier and bus lines CsL 1-CsL i auxiliary tanks made of the same material, and the line wiring, usually connecting lines CsL 1-CsL i auxiliary capacity outside of the display area, made of the same material as the line SL 1-SL i itogovoj bus.

Source 100 power takes the specified voltage source Converter 110 DC/DC scheme 200 control the display and the scheme 500 shaper control signals General of the electrode. Based on voltage source Converter 110 DC/DC generates the voltage DC to work shaper 300 control signals source and shaper 400 signals gate control and energizes the shaper 300 control signals from source shaper 400 control signals gate. The scheme 500 shaper control signals common electrode provides given the potential V com for common electrode E com and line CsL 1-CsL i auxiliary capacity. Note that on line CsL 1-CsL i auxiliary capacity can be served potential, non-defined potential V com (for example, through a scheme shaper control signals auxiliary line capacity).

Signal-based GSP start shutter, output circuit 200 control the display, driver 400 control signals shutter repeats the application of active signals G out(1) -G out(i) scan lines GL 1-GL i bolt bus cycles of the same period vertical scan. Note that the detailed description of 400 driver control signals gate below.

Video S (1) -S (j) excitation attached to the lines SL 1-SL j itogovoj bus, and signals G out(1) -G out(i) scan attached to the lines GL 1-GL i shutter bus, as described above, so the plot 600 display displays the image, based on the transmitted from outside the signal DAT image.

<1.2 Project topology shaper control signals gate and setting>

The following describes the configuration of the driver 400 control signals gate in this embodiment. As shown in figure 3, the shaper 400 control signals shutter includes a multistage register 410 shift. Plot 600 display has pixels that form the matrix of rows x j columns, and register 410 shift has cascades provided in one to one correspondence with the rows of a matrix of pixels. In addition, cascades register 410 shift are bistable circuits that are in one of two States (first and second state) in each moment of time, and output signals, indicating their associated States (below in this document referred to as the "state signals"). Thus, the register 410 shift includes i bistable circuits. Note that the circuit configuration of these bistable circuits are well known, and therefore omitted them any detailed description.

Figure 4 is a diagram that illustrates the topology of the register 410 shift in shaper 400 control signals gate and different lines of bussing. As described above, the register 410 shift includes i bistable circuits. Each of bistable circuits supplied with a conclusion for the adoption of any of the four clock signals CK 1-CK 4 shutter in their respective phases, input output signal reception, cleaning, input output to receive voltage VSS DC low capacity and output for output signal G out(1) -G out(i) scan.

Each of bistable circuits further provided with input and output pins for serial signal GSP start shutter and the reset signal from the previous to the subsequent cascade (to skip one cascade). Note that these signals can be submitted to skip two or more stages. Such input and output leads for connection bistable circuits provided in different stages, connected mishenyami lines 411 and 412. In addition, it also provides mishanya line to connect neighbouring bistable circuits, as shown in figure 10.

Figure 4 line GL 1-GL i sealing tires for reception of signals G out(1) -G out(i) scanning from the output pins bistable circuits formed right from the field where formed register 410 shift, which includes the i bistable circuits line CsL 1-CsL i auxiliary tanks formed parallel to them, and, in addition, the first connector line 430 auxiliary capacity is provided for the electrical connections all lines CsL 1-CsL i auxiliary capacity. Note that the line GL 1-GL i bolt carrier and bus lines CsL 1-CsL i auxiliary capacity provided on the plot of 600 display, as described earlier with reference to figures 1 and 2.

In this case the first connector line 430 auxiliary capacity is preferable wide enough save your resistance is low and, thus, to keep the lines of CsL 1-CsL i auxiliary capacity at the same potential, but in this embodiment, the first connector line 430 auxiliary tank itself is not wide enough to support its low resistance to such an extent as to keep the lines of CsL 1-CsL i auxiliary capacity at the same potential.

In addition, to the left of the field, where a register 410 shift, provided the second connector line 440 auxiliary capacity and group 420 connection lines signal of excitation, consisting of a set of connection lines, both of which are in the direction in which placed bistable circuits (from the top down in the drawing). The group 420 connection lines signal excitation includes left on the drawing the connector for voltage VSS DC low potential four connectors for four clock signals CK 1-CK 4 shutter in their respective phases and four connectors for signal cleaning. In this case, the panel 420 connection lines signal excitation made of the same material as the line SL 1-SL i itogovoj bus. These connectors are provided in the area, opposite the plot is 600 display in respect of the register 410 shift.

In this case, the second connector line 440 auxiliary capacity is broader than the first connector line 430 auxiliary capacity, and the width is large enough to maintain its low resistance to such an extent, to support line CsL 1-CsL i auxiliary capacity at the same potential, when the second connector line 440 auxiliary tanks are electrically connected with the first connection line 430 auxiliary capacity. Note that in order to connect the connector auxiliary capacity and General the electrode, this version of the implementation is ensured by the well-known connection point (called the General transmitting electrode), which is not shown, so the line auxiliary tank is at the same potential as the common electrode. General transmitting the electrodes can be placed on a connector auxiliary capacity, or can be provided close to the corner of the substrate and electrically connect with connecting auxiliary line capacity.

In addition, as shown in figure 4, many branch lines 421 signal excitation (which go in the direction from left to right in the drawing) are provided for the application of signals from the group 420 connection lines of submission of the excitation signal to bistable circuits register 410 shift. Branch line 421 signal excitation connect the connection lines for voltage VSS DC and signals cleaning with their respective input pins of all bistable circuits and also connect any one of the connecting lines to four clock signals CK 1-CK 4 shutter in the respective phases with their respective input pins bistable circuits. These branched and connectors are connected via the contact Windows CT.

In addition, the connection between the second line 440 auxiliary capacity and first connecting line 430 auxiliary tanks are provided with branch line 441 auxiliary tanks for their connection. Branch line 441 auxiliary tanks are located between each bistable scheme and the next, but they are evenly spaced to position between the three bistable circuits, as shown in figure 4. However, there are parasitic capacitance between the branch line 441 auxiliary capacity and bistable circuits or mishenyami lines 411 and 412 for their connections (and other mishenyami lines), and therefore the output signals from bistable circuits can vary depending on the presence or absence of such stray capacitance. Therefore, it is preferable to form a line on the form, which is shown in figure 5, or 6, in order to reduce stray capacitance.

Figure 5 is a top view of illustrating the sample form branched line auxiliary capacity and mishenei line in this embodiment, and 6 is a top view of illustrating the sample form branched line auxiliary capacity and mishenei line in a variation of this option implementation.

Mishanya line 411 and 412 formed so as to narrow near their intersections with branch lines 441 auxiliary capacity, below (or above) which it passes, as shown in figure 5. Thus, it can be reduced parasitic capacitance created with branch lines 441 auxiliary capacity.

The alternative, as shown in Fig.6, mishanya line 411 and 412 formed so as to narrow near their intersections with branch lines 441 auxiliary capacity, below (or higher) which they are held, and a branch line 441 auxiliary tanks constructed so that to narrow near their intersections. Thus, it may further decrease stray capacitance created with branch lines 441 auxiliary capacity, compared with the configuration of this option exercise, shown in figure 5. However, the configuration of this option exercise preferred that the resistance of branch lines 441 auxiliary capacity is not reduced, as the branch line 441 auxiliary tanks constructed so that not to narrow in any area.

Note that mishanya line, except lishennykh lines 411 and 412, shown in figure 4, formed so as to narrow the areas corresponding to the intersection, even if they don't cross branch line 441 auxiliary capacity in these areas. The reason for this is the alignment of these other lishennykh lines from the point of view of resistance between neighbouring bistable circuits, but mishanya lines that do not cross branch line 441 auxiliary capacity, may not have more narrow areas, as in the case lishennykh lines 411 and 412. In addition, mishanya line 411 and 412 can be formed so as to narrow in positions that correspond to the intersection, but do not cross branch line 441 auxiliary capacity, as shown in figure 4.

In addition, the first and the second connector line 430 440 auxiliary tanks formed with the same layout, which branched line 441 auxiliary tanks and lines CsL 1-CsL i auxiliary capacity, as shown in figure 4, and these lines are made from the same material that line GL 1-GL i sealing of the tire. Therefore, you do not want the connection lines and branch lines connect using the contact Windows CT. Note that the line GL 1-GL i sealing tires are connected with the output conclusions bistable circuits, which are made of the same material as the line SL 1-SL j itogovoj bus outside the plot display and the panel connectors the signal excitation made of the same material as the line SL 1-SL j itogovoj bus. In this case, when a group of connecting lines signal excitation made of the same material that line GL 1-GL i sealing tyres, if the first and second connector line 430 440 auxiliary capacity and branched line 441 auxiliary tanks made of the same material as the line SL 1-SL j itogovoj bus, you do not want the connection lines and branch lines connect using the contact Windows CT. Below in this document design contact Windows CT for the connection group 420 connection lines signal institution with branch lines is described with reference to the Fig.7.

7 represents a cross-section illustrating the design of contact window. Fig.7 shows the material 40 source as part of the group 420 connection lines signal excitation, 41 shutter as part of a branch line 421 signal excitation, interlayer insulation film 45 and material 46 pixel electrode provided on the contact box CT for the electrical connection of the material 40 source and material 41 shutter.

In this case insulating interlayer film 45 is an organic film, inorganic film or layered structure, and because its configuration is the same as the known configuration, omitted any detailed description. In addition, the material 46 pixel electrode is formed in the same production process and from the same material (ITO)as the pixel electrode above-mentioned sections of the formation of a pixel. Note that this process of formation of the terminal plan and the process of connecting wiring, use contact window are well known, and therefore omitted any more details, but in short, the material is 40 source, 41 shutter and insulating interlayer film 45 formed on the glass substrate in the well-known manufacturing process, before provides contact the window to leave unprotected material 41 shutter. ITO film is formed on top of the contact window as material 46 pixel electrode to make contact with unprotected material 41 shutter. ITO film connects material 40 source and material 41 shutter.

Note that the connection wiring, using the contact window allows you to apply various well-known configuration, and, for example, the contact window to leave unprotected material 41 shutter, and contact window to leave unprotected material 40 source, can be formed close and usually connect material 46 pixel electrode, thus connecting material 40 source and material 41 shutter.

In this case the material of the pixel electrode remains unprotected contact boxes CT, as shown in Fig.7 (and as in the above-mentioned well-known configuration), and therefore sealing material can damage the material of the pixel electrode, consisting of ITO. Specifically, as described earlier, sealing material in some cases, mixed with material spacers (for example, fibreglass) or the like for hosting a gap between them cells, and material spacers in contact with the material pixel electrode, may lead to partial tear, the cliff etc. Therefore, any increase resistance and breakage can take place in the connection points. Note that this gap and break similarly, even when well-known material, such as indium oxide and zinc (IZO), is used in the material pixel electrode.

In addition to electrically connecting the common electrode E com formed on the opposite substrate and the corresponding distribution (for example, the second connector line 440 auxiliary tanks) on the TFT substrate, it is known that the sealing material is mixed with a well-known conductive particles (elastic material, covered with gold, silver or the like). This configuration may cause leakage current with material pixel electrode left unprotected on the contact Windows, through mixed conductive particles.

The reason why this option may not eliminate or reduce the impact of a sealing material, therefore, is that the second connector line 440 auxiliary capacity is provided, and is located in the very near position to the periphery of the substrate. Assuming that the second connector line 440 auxiliary capacity is not ensured at all, the area that was blocked would sealing material is located, as shown in Fig.

Fig is a diagram that illustrates the topology of the shift register in the driver control signals gate and different lines wiring, which assumes that not provided additionally second the connector auxiliary capacity. As shown in Fig, area A, sm , overlapped sealing material, extends over a parcel of bistable circuits in the register 410 shift, and the overlap region is not constant among bistable circuits. More specifically, the sealing material is applied between the TFT substrate and the opposite substrate and then cured by heat, ultraviolet radiation, or both. At this point, the sealing material is not distributed evenly, but within range from tens to hundreds of micrometers depending on various conditions. Consequently, because of this irregularity region A sm closed with a sealing material, is uneven over bistable circuits in the register 410 shift.

In addition, as shown in Fig, all the amount of contact Windows CT provided in the group 420 connection lines signal excitation, is located in A region sm closed with a sealing material, and therefore all of the contact window CT may have a partial tear and breakage, leakage current, etc. mentioned earlier.

On the other hand, when compared with a hypothetical configuration shown in Fig, the configuration of this option exercise, shown in figure 4, can reduce the number of contact Windows CT (provided in the group 420 connection lines signal excitation) in the field of A sm closed with a sealing material, thus reducing the possibility of partial tear or breakage, leakage, etc. mentioned earlier.

In addition, the configuration of this option exercise shown in Fig, unlike hypothetical configurations, shown Fig, bistable circuits included in the register 410 shift, are not in the field of A sm closed with a sealing material, and so they are evenly overlap liquid crystal (i.e. overlapping area does not change), leading to lack of variability of output signals among the schemes.

<1.3 Effect>

As described above, in this embodiment, the second connection line 440 auxiliary capacity is provided, and is located in the closest position to the periphery of the substrate, so the length of the region overlapped sealing material in the field of distribution for signalling a shift register, can be reduced without increasing the area frames and floors of the shift register sealing material. Therefore, you can reduce the possibility that a partial tear and breakage, leakage current, etc. mentioned earlier, occur in contact boxes CT, thus preventing the variability of the output signals bistable circuits in the shift register due to the varying capacities.

In addition, the location of the second connector line 440 auxiliary capacity in the closest position to the periphery (the edge) substrate makes it possible to locate the contact window CT provisions, located at a considerable distance from the edge of the substrate. Thus, it is possible to prevent or reduce the corrosion of the distribution due to the humidity. Specifically, ITO - material pixel electrode left unprotected on the contact Windows CT, subject to corrosion due to the humidity, and when aluminium is used as a material shutter or source, also it could lead to corrosion due to the humidity. Therefore, the configuration of this option exercise that allows contact Windows CT be located at a considerable distance from the edge of the substrate, where it enters the moisture in the air, can prevent or reduce the corrosion of the distribution due to the humidity.

General configuration of the liquid crystal display device in this embodiment, the same as in the first variant of implementation, shown in figure 1, the configuration of the site P the formation of a pixel and shaper 400 control signals gate, the same that and those shown in figure 2 and 3, respectively, in the first variant of implementation, the same elements are denoted by the same positions, and drops any description.

In this embodiment, in addition to the first and second tie lines and 440 430 auxiliary capacity in the first variant of implementation, shown in figure 4, are provided with the end of the line auxiliary capacity to connect the ends of the connecting lines. This distinctive the sign is described with reference to figure 9.

<2.2 Project topology shaper control signals gate and setting>

Figure 9 is a diagram that illustrates the topology of the register 410 shift in shaper 400 control signals gate and different lines of distributing this version the implementation. Figure 9 provides the register 410 shift, consisting of i bistable circuits, first connecting line 430 auxiliary tanks for electrical connections all lines CsL 1-CsL i auxiliary capacity, the second connector line 440 auxiliary capacity, the group 420 connection lines signal excitation and different lines wiring, such as branch lines auxiliary capacity, as in figure 4, and in contrast to the configuration shown in figure 4, is emphasised by the end line 450 auxiliary capacity.

Limit line 450 auxiliary tank is positioned so that connect one end (with the top drawing) first connecting line 430 auxiliary tanks with one end (with the top drawing) second connector line 440 auxiliary capacity, as shown in figure 9. In addition to the also, although not shown here, such limit line auxiliary capacity is located so that connects the other end (located on the bottom side of the drawing) first connecting line 430 auxiliary capacity, with the other end (located on the bottom side of the layout) second connecting line 440 auxiliary capacity.

Thus, end line 450 auxiliary capacity, not shown limit line auxiliary capacity, and the first and second connector line 430 440 auxiliary containers are placed in a location that surround bistable circuits register 410 shift. Thus, bistable circuits can be more effectively protected against electrostatic discharge (ESD)which occurs outside of the substrate.

Note that even if is only one end of the line 450 auxiliary capacity and not seen the end of the line auxiliary capacity, bistable circuits may be protected against electrostatic discharge on the edge of the substrate, where you can end the line auxiliary capacity, and therefore may increase the effect of electrostatic protection compared with the first option implementation.

<2.3 Effect>

As described above, in addition to achieving each of the above effects of the first variant of implementation, this option exercise makes it possible to increase the effect of electrostatic protection through additional collateral second connector line 440 auxiliary capacity (with not shown end of the line auxiliary tanks), so bistable circuits may be protected against electrostatic discharge on the edge of the substrate, where you can end the line auxiliary capacity.

<3. A third option exercise>

<3.1 General configuration and operation>

General configuration liquid crystal display device in this embodiment, the same as in the first variant of implementation, shown in figure 1, the configuration of the site P the formation of a pixel and shaper 400 control signals shutter same as in the first variant of implementation, accordingly displayed in figure 2 and 3, the same elements are denoted by the same positions, and drop any of their description.

In this embodiment, as in the first variant of implementation, shown in figure 4, branched line 441 auxiliary tanks are provided between the second the connecting line 440 auxiliary capacity and first connecting line 430 auxiliary capacity, in order to unite them, but unlike the case, shown in figure 4, branched line 441 auxiliary tanks are provided between each bistable scheme and the next. This distinctive feature is described with reference figure 10.

<3.2 Project topology shaper control signals gate and setting>

Figure 10 is a diagram that illustrates the topology of the register 410 shift in shaper 400 control signals gate and different lines wiring in this embodiment. Figure 10 provides the register 410 shift, consisting of i bistable circuits first connecting line 430 auxiliary tanks for electrical connections all lines CsL 1-CsL i auxiliary capacity, the second connector line 440 auxiliary capacity, the group 420 connection lines signal excitation and different lines wiring, such as branch line auxiliary capacity, as in figure 4, and in contrast to the configuration shown in figure 4, branched line 441 auxiliary tanks are provided between bistable circuits register 410 shift.

Note that stray capacitance have branched line 441 auxiliary capacity and bistable circuits or mishenyami lines 411 and 412 to connect them (and other lishennykh lines), and therefore it is preferable to form lines in the form shown in figure 5 and 6, as described earlier, in order to reduce such stray capacitance.

<3.3 Effect>

As described above, in addition to achieving each of the above effects of the first variant of implementation, this option exercise makes it possible to align the effect of stray capacitance between branch lines 441 auxiliary capacity and bistable circuits and their mishenyami lines) by providing branch lines 441 auxiliary capacity between bistable circuits register 410 shift. Thus, you can suppress the variability of the output signals among the schemes.

<4. The fourth variant of implementation>

<4.1 General configuration and operation>

General configuration liquid crystal display device in this embodiment, almost the same as in the first variant of implementation, shown in figure 1, the configuration of the land P formation of a pixel is the same as in the first variant of implementation, shown in figure 2, the same elements are indicated in the same positions, and drops any of their description. In this embodiment, unlike the first variant of implementation, the shaper 400 control signals shutter includes case 410 shift left and register 413 shift right.

Specifically, as shown in figure 11, the shaper 400 control signals shutter in this embodiment, includes a multistage register 410 shift provided on the left (in the drawing) from the site 600 display, and multi register 413 shift provided to the right (in the drawing) from plot 600 display. These shift registers share the same configuration, consisting of i bistable circuits, take the same signals, such as the clock signal, and then take the same signal scan on the same line, the bolt bus from opposite sides (left or right on the drawing). As a result, you can initiate the line of the bolt bus without rounding waveform signal scanning.

Thus, registers 413 410 and shift are provided on the left and right sides, and therefore, unlike the case, shown in figure 4, the group 420 connection lines signal excitation for its institution, the first and the second connector line 430 440 auxiliary tanks, various other lines wiring, etc. shall be provided on each side of the left and right of the plot is 600 display. This distinctive feature is described with reference to Fig.

<4.2 Project topology shaper control signals gate and setting>

Fig is a diagram that illustrates the topology of registers 410 413 shift in shaper 400 control signals gate and different lines wiring in this embodiment. On Fig in the field of the frame to the left of plot 600 display provides the register 410 shift, consisting of i bistable circuits, first connecting line 430 auxiliary tanks for electrical connections all lines CsL 1-CsL i auxiliary capacity, the second connector line 440 auxiliary capacity, the group 420 connection lines signal excitation and different lines wiring, such as branch line 441 auxiliary capacity, as in figure 4, and also in the field of the frame to the right of the plot is 600 display provides the register 413 shift and different lines wiring, which are the same as and their analogues, and differ only by the provisions.

In this case, the branch line 441, 442 auxiliary capacity, educated in the field of the frame to the left and right respectively from the plot 600 display, are arranged so that their relevant lines are deviating from each other, as shown in Fig. Specifically, the branch line 441 auxiliary capacity is between the first and second bistable circuits register 410 shift, whereas branch line 442 auxiliary capacity is between the second and third bistable circuits register 413 shift.

Thus, the branch line auxiliary tank are provided, deviating from each other on the left and right sides of the plot 600 display, so that their positions correspond to different rows. As a result, two of bistable circuits, affected branch line 441 auxiliary capacity, may not be the same (two) bistable circuits affected branch line 442 auxiliary capacity. Thus, it is possible to avoid or reduce if any bistable scheme, which has a significant impact specific line of the bolt bus, connected with it, leads to the variability of the output signals between bistable the schema associated with the line of the bolt bus, and is not affected bistable circuits.

Note that in the configuration shown in Fig, on both the second bistable circuits have an impact branch line auxiliary capacity, but on the first and third bistable circuits affects only one branch lines 441, 442 auxiliary capacity, so that it may be reduced variability of output signals bistable circuits. However, when it is desirable to additionally reduce the variability branch line 441, 442 auxiliary tank can be located so that bistable circuits affects only one or none of branch lines 441, 442 auxiliary capacity.

In addition, in the configuration is similar to the third variant of implementation, branch line 441 auxiliary tanks can be provided between each second bistable scheme register 410 shift, and a branch line 442 auxiliary tanks can be provided between each second bistable scheme register 413 shift, but not in the provisions corresponding to those same lines that branch line 441 auxiliary capacity. As a result, can be done mostly uniform influence of stray capacitance between branch lines 441, 442 auxiliary capacity and bistable circuits and other mishenyami lines), (although different between the left and right sides). Thus, you can optionally suppress the variability of the output signals schemes.

In addition, this version of the implementation of the limit line 451 auxiliary capacity, which is almost the same as that in the second variant of implementation, shown in figure 9, is provided, together with shown other end of the line auxiliary tanks), but unlike the second variant of implementation of the end line 451 auxiliary capacity is provided so that connect one end of the connecting line 430 auxiliary capacity, formed on the left side in the field frame, with one end of the connecting line 430 auxiliary capacity, formed on the right side in the field of the frame, i.e. to surround the plot 600 display. As a result, you can further increase the effect of ESD protection on the edge of the substrate which provides the end of the line auxiliary capacity. Note that like the second option exercise, can drop one of the two end lines auxiliary capacity.

In particular through the design of each line itogovoj bus so that she did not cross the limit line 451 auxiliary capacity on the end opposite, where is the driver of control signals from source, it is possible to make so that the lines itogovoj bus and TFT on the plot of the show will have an improved effect of electrostatic protection.

<4.3 Effect>

As described above, this version of the implementation, in addition to achieving each of the above effects of the first variant of implementation, branch line 441, 442 auxiliary tanks generated on the left and right sides, respectively, within the scope of the framework, in order not to be in the relevant provisions in the same line, so you can avoid or reduce the possibility, where any bistable scheme, which has a significant impact specific line the bolt bus, connected with it, leads to the variability of the output signals between bistable the schema associated with the line of the bolt bus, and are not affected by bistable circuits.

Note that in this embodiment, every single line signal scan is initiated with opposite ends, but even in the case when only one signal line scan is excited by one side (usually the side, which is determined in turn in the direction of the allocation of the line signal scan), the line signal scan divided into a group of excited register 410 shift left side, and a group of excited register 413 shift right side, which makes it possible to reduce the size of bistable circuits in the direction of accommodation, so the length of the region overlapped sealing material distribution for signalling the outline of the driver signals control line signal scan, can be reduced without overlapping schemes shaper control signals the signal cable scanning sealing material.

<5. The fifth variant of implementation>

In this embodiment, the various lines wiring are provided, as in the first variant of implementation, shown in figure 4, but in this embodiment, the holes are provided in the second connector line 440 auxiliary capacity, and the General lines for voltage VSS DC in the group 420 connection lines of submission of the excitation signal. This feature is described with reference to Fig.

<5.2 Project topology wiring>

Fig is a diagram that illustrates the topology of various lines wiring in this embodiment. Slotted holes are provided in the second connector line 440 auxiliary tanks and lines 420 for voltage VSS DC, which is the most wide line in the group 420 connection lines of submission of the excitation signal, as shown in Fig.

Holes are of the appointment, which allows to get reliable curing sealing materials, located on them. Specifically, when used sealing material light, such as ultraviolet, curing (or heat), little light reaches the sealing material on the lines wiring, not permeable to light. This is especially true on a broad lines. So the holes for light to pass through them, are formed in broad lines, thus reliably otvergla sealing material.

In addition, when you use a sealing material, not curing light (for example, cured only when heated), the holes are not valid for reliable curing, sealing material, but working conditions sealing material, for example with respect to the width and whether or not sealing material fully utverzhden can be observed through the holes. Specifically, working conditions sealing material cannot normally be analyzed through the site wiring, formed on the glass substrate, but it is possible if the formed orifice. In addition, black matrix is usually formed in the area opposite substrate (subject to accession)that matches the region of the frame, and therefore working conditions sealing material can be analyzed from the opposite side of the substrate. Therefore, by ensuring hole possible it is easy to analyse working conditions sealing material (by arrangement)that is usually difficult.

<5.3 Effect>

As described above, this version of the implementation, in addition to achieving each of the above effects of the first variant implementation holes are provided in the broad line distribution, which ensures sealing material, specifically, the second connector line 440 auxiliary tanks and at least the most extensive line (for example, line wiring 420 for voltage VSS DC) group 420 connection lines signal excitation, so svetootverdevayuschih sealing material can reliably be cured, and can easily be assessed working conditions sealing material on the lines wiring.

<6. Sixth an implementation option>

<6.1 General configuration and operation>

General configuration of the liquid crystal display device in this embodiment, is almost the same as in the first variant of implementation, shown in figure 1, but differs because this version of the implementation of each phase of formation pixel consists of the two sites and P a P b forming subpixel (below in this document also referred to as the lower subpixel and upper P a subpixel P (b ), and auxiliary line capacity to provide different potentials are connected with plots P a b and P formation subpixel respectively. Except this configuration Builder 400 signals gate control and other signs are the same as in the first variant of implementation, the same elements are denoted by the same positions, and drops any of their description. Configuration sections and P a P b forming subpixel are described below, with reference to Fig.

Fig shows an equivalent circuit of the site of formation of a pixel, consisting of plots P a ( n,m ) and P (b ( n,m ) the formation of the movies on a plot of 600 display this option implementation. As shown in Fig, each of the plots P a ( n,m ) and P (b ( n,m ) formation. includes TFT 10, which is a switching element with the conclusion shutter connected to the line GL n bolt bus, and output the source connected to the line SL m itogovoj buses passing through the intersection, pixel electrode E pix , connected with the conclusion of the flow TFT 10, General electrode E com , usually provide for the sites of the formation of a pixel, and the liquid crystal layer, usually provide for the sites of the formation of a pixel and located between the pixel electrode E pix and General electrode E com as electro-optic element.

In addition, line n CsL auxiliary tank is provided by parallel lines GL n bolt bus, and support capacity Ccs are formed between the pixel electrode E pix and line n CsL-1 auxiliary capacity in the upper section of P b ( n,m ) the formation of subpixel and between the pixel electrode E pix and line n CsL auxiliary tanks in the lower section P a ( n,m ) the formation of sub-pixel. In addition, line n CsL-1 auxiliary capacity (along with every other neighboring lines, auxiliary tanks) is excited top diagram 700b shaper signals control line auxiliary tanks with given potential, and the line n CsL auxiliary capacity (along with every other neighboring auxiliary line capacity) is excited bottom scheme 700A compound shaper control signals lines auxiliary tanks with given potential, showing from the potential offered top diagram 700b shaper control signals lines auxiliary capacity. Thus, each only a site of formation of a pixel is divided into two plots of formation of movies called different change potentials lines auxiliary capacity, as described above, to change their potentials retention, thus reaching a wide viewing angle, and this configuration is well-known in the field of LCD panels, etc. for use in televisions, for example.

For two types of lines auxiliary capacity, for which are provided with their respective different potentials top diagram 700b shaper control signals auxiliary line capacity and lower circuit 700A compound shaper control signals lines auxiliary capacity, as described above, requires two types of connection lines auxiliary capacity and two types of branch lines auxiliary capacity. This distinctive feature is described with reference to Fig.

<6.2 Project topology shaper control signals gate and setting>

Fig is a diagram that illustrates the topology of the register 410 shift in the shaper 400 control signals gate and different lines wiring in this embodiment. On Fig is register 410 shift, consisting of i bistable circuits, second connector line 440 auxiliary capacity, mishanya lines, etc. which are the same as and those shown in figure 4 above, and also provided the first lower the connector 430a auxiliary capacity, the lower the connector 440a auxiliary capacity and lower branch line 441a auxiliary tank electrical connections, as well as the first the top connector line 430b auxiliary capacity, the second top connector line 440b auxiliary capacity and upper branch line 441b auxiliary tank electrical connections.

In this case, as shown in Fig, the first lower the connector 430a auxiliary tanks are electrically connected with the bottom line auxiliary capacity (including line n CsL auxiliary vessels), which are part of the lines CsL 1-CsL i auxiliary capacity, which serves specified potentials on the lower areas of the P a generation pixel via branched line placed so that it passes over the first upper connection line 430b auxiliary capacity. Note that these branch lines are made from the same material as the line SL 1-SL j itogovoj bus.

In addition, the first lower the connector 430a auxiliary tanks connected and made of the same material as the lower branch line 441a auxiliary capacity (i.e. the same material that line GL 1-GL i sealing tyres), and the first lower the connector a auxiliary tanks are electrically connected with the lower branch line a auxiliary capacity and the second bottom of the connecting line a auxiliary capacity through the branch lines that are strategically placed to pass on the second upper connection line 440b auxiliary capacity. Note that these branch lines are made from the material that line SL 1-SL j itogovoj bus.

In addition, the first top connector line 430b auxiliary tanks are electrically connected with the upper lines auxiliary capacity (including line CsL n+1 auxiliary vessels), which are part of the lines CsL 1-CsL i auxiliary capacity, which serves specified potentials on the top lots R b the formation of a pixel.

In addition, the second top connector line 440b auxiliary tanks are connected and made of the same material as the top branch line a auxiliary capacity (i.e. of the same material that line GL 1-GL i sealing tyres), and the second top connector line 440b auxiliary tanks are electrically connected with the upper branch line 441b auxiliary capacity and first upper connection line 430b auxiliary capacity through a branch line, which is posted so pass over the first lower the connecting line a auxiliary capacity. Note that these branch lines are made from the same material as the line SL 1-SL j itogovoj bus.

Note that this version of the implementation of each of the lines auxiliary capacity, connection lines auxiliary capacity and branch lines auxiliary tank is provided by two types, but they can be provided with the appropriate number of types, for example, four or eight types, in accordance with the number of lots of formation of subpixel that serves different potentials in every single area of the formation of a pixel.

<6.3 Effect>

As described above, this version of the implementation, in addition to achieving each of the aforementioned effects of the first variant of implementation, each of the lines auxiliary capacity, connection lines auxiliary capacity and branch lines auxiliary capacity is provided by many types, so called different change of potentials that are held in many plots of formation of the movies included in every single area for formation of a pixel, thereby increasing the angle of the LCD panel.

<7. A variety of options for implementing>

Each variant of implementation is provided by one or more connectors auxiliary capacity, but they can be excluded because the second the connector auxiliary tank is provided by one. In this configuration, the provisions bistable circuits included in the shift register, can be withdrawn from the side of the LCD panel to the plot 600 display (i.e. to the right of the drawings) on the distance that is equivalent to the width of the field, where first the connector auxiliary capacity, so the length of the part the area of distribution for signalling a shift register, which overlaps with sealant material can be further reduced without increasing the area frames and floors of the shift register sealing material, and, moreover, can be prevented or reduced corrosion wiring in contact boxes CT because of the humidity.

However, the configuration types you want to submit the specified capacity on line CsL 1-CsL i auxiliary capacity by only the second connectors auxiliary capacity, and therefore, if any one branch lines 441 subsidiary capacity cut off (during manufacturing process), it is impossible to submit the specified capacity on line CsL 1-CsL i auxiliary capacity, using first the connector auxiliary capacity, resulting in defective product and low yield products.

In addition, the configuration varieties only the second connector line auxiliary capacity may not be able to apply uniformly the specified capacity on line CsL 1-CsL i auxiliary capacity. The reason for this is the following. Specifically, the branch line 441 auxiliary tanks exposed to changes in capacity due to stray capacitance, for example, at the point of intersection with mishenyami lines as described above, and therefore can not be ensured equal potential. In addition, when compared with auxiliary lines capacity, United near the end of the second connectors auxiliary capacity, which is closest to the power supply, line auxiliary capacity, United near peripheral end, subject to delays signal and may be able to provide even potential. In particular, in the case when the line auxiliary capacity excited by an alternating current, the delay may lead to low quality display, such as a phenomenon that shows a shadow image (referred to as the phenomenon of shading). Therefore, when preference is given to the specified capacity evenly moved on line CsL 1-CsL i auxiliary capacity, are the preferred configuration options for the implementation.

Note that options for implementation are merely illustrative, and through corresponding associations of their characteristic features, or in combination with well-known different components of the present invention can be applied to a variety of flavors.

Industrial applicability

The present invention is used, for example, in the liquid crystal display devices with active matrix or the like, and is suitable for liquid crystal display devices, in which the shift registers included in the schema Builder signals control line signal scan, and various line wiring are located in areas of the frame.

Description of the reference positions

100 - power supply

200 - management scheme display

300 - shaper control signals source (scheme shaper control signals line video)

400 - shaper control signals gate (the schema Builder signals control line signal scan)

410, 413 - the shift register

411, 412 - mishennaya line

420 - group connectors signal excitation

421 - a group of branch lines signal excitation

430 - first the connector auxiliary capacity

440 - second connector line auxiliary tanks

441 - branched line auxiliary tanks

451 - terminal line auxiliary tanks

500 - scheme shaper control signals common electrode

600 - phase display

CT - pin box

V com - total capacity

SL 1-SL j - line itogovoj bus

GL 1-GL i - line packing bus

CsL 1-CsL i - line auxiliary tanks

GSP - signal pulse start shutter

GCK - clock shutter

CK 1-CK 4 - first-fourth the clock signal shutter

1. The LCD display has an active matrix, containing the first substrate, including the display area, where many sections of the formation of a pixel for the formation of the image to be displayed, posted in the matrix, the second substrate, opposite the first substrate and liquid crystal layer, sealed between the first and second substrates via a given sealing material, in which the substrate includes: many lines of video signal for transmission of signals to represent the image to be displayed; many lines signal scan crossing the line video; many auxiliary lines provided so that they parallel lines signal scanning; supporting the connector, secure so that it goes in the direction of placing auxiliary line and electrically connected with auxiliary lines; and schema transformation of signals of control line signal scan, which includes a group of schemes for selective line-excitation signal scan, and at least some of the auxiliary connector line includes connectors provided between the schema Builder signals control line signal and scan edge of the first substrate, which is opposite the display area in the schema Builder signals control line signal scan, and auxiliary connector line includes: first supporting the connector, secure between the schema Builder signals control line signal scan and display area; and the second auxiliary connector provided between the schema Builder signals control line signal and scan edge of the first substrate, which is opposite the display area on the schema Builder signals control line signal scanning.

2. Liquid crystal display device according to claim 1, additionally contains a connector signal excitation transfer of the excitation signal for initiation schema Builder signals control line signal scan, and the connector signal excitation secured so that it goes in the direction of the allocation between the second auxiliary terminal line and schema transformation of signals of control line signal scanning and sealing material is stretched from the position near the edge of the first substrate to a specified position on a connector signal excitation.

3. Liquid crystal display device according to claim 2, additionally contains many branch lines signal of excitation, connected with connection supply line of the excitation signal via the contact window, thus linking the connector signal excitation with a group schemes, and sealing material is stretched from the position near the edge of the first substrate to a specified position on the part of the contact window.

4. Liquid crystal display device according to claim 3, in which the contact box connect the connector signal excitation and branched supply line of the excitation signal by means of the same material as the pixel electrode provided in the areas of formation of a pixel.

5. Liquid crystal display device of claim 1, wherein the second auxiliary connector line is wider than the first auxiliary connector line.

6. Liquid crystal display device of claim 1, wherein the first auxiliary connector line made of the same material as the second auxiliary connector line.

7. Liquid crystal display device according to claim 1, additionally contains a number of subsidiary branch lines between the first and second auxiliary lines, and auxiliary branch lines connect the first and the second auxiliary connectors, thus auxiliary branch lines are located on approximately equal intervals in the direction of placement so that each subsidiary branch line passes between the two schemes, the next one in the direction of the allocation within the group schemes.

8. Liquid crystal display device according to claim 7, in which the subsidiary branch lines are located so that pass between all circuits, close coupled in the direction of the allocation within the group schemes.

9. Liquid crystal display device according to claim 1, further comprising: a number of subsidiary branch lines between the first and second auxiliary lines, and auxiliary branch lines connect the first and the second auxiliary connecting lines; and mishanya lines, with each connects two different schemes, located in the direction of the allocation intra-group circuits, with mishanya line formed so as to narrow near their intersections with the auxiliary branch lines.

10. Liquid crystal display device of claim 9, in which the subsidiary branch lines formed so as to narrow near their intersections with mishenyami lines.

11. Liquid crystal display device according to claim 1, additionally contains limit auxiliary line for connection of the first and second auxiliary connection lines, and end auxiliary line is around the schema Builder signals control line signal scan or between one end of the first auxiliary connector and one by the end of the second auxiliary connectors, or between the other end of the first auxiliary connector and another end of the second auxiliary connectors, or both.

12. Liquid crystal display device according to claim 1 in which the scheme of the former signals control line signal scan includes: the first group schemes for selective excitation lines signal scan on the one hand; and the second group schemes for selective excitation lines signal scan on the other hand, with the first auxiliary connector line is between the first or second group schemes and the display area, and the second auxiliary connector line is between the first or second group schemes and the edge of the first substrate, which is opposite the display area in relation to the first or second group schemes.

13. Liquid crystal display device indicated in paragraph 12 additionally contain many auxiliary branch lines between the first and second auxiliary lines, located at the above-mentioned one side or the other, and auxiliary branch lines connect the first and the second auxiliary connectors, when each of the subsidiary branch line passes between the two schemes, the next one in the direction of the allocation within the group schemes, so that the subsidiary branch lines mentioned on one side and auxiliary branch line on the other side are located so that alternate in the direction of the allocation.

14. Liquid crystal display device indicated in paragraph 12, additionally contains terminal construction line to connect the second auxiliary connectors located on the mentioned both sides, and end auxiliary line is or between one end of the second auxiliary connectors mentioned on one side and one end of the second auxiliary connectors on the other side, or between the other end of the second auxiliary connectors mentioned on one side and the other end of the second auxiliary connectors on the other side, or both.

15. Liquid crystal display device of claim 1, wherein the second auxiliary connector line has many holes.

16. Liquid crystal display device according to claim 2, in which the connector signal excitation includes many lines wiring, and most broad line distribution, which is one of sealing material, has many holes.

17. LCD the display device according to claim 1 in which the lines are of many types, excited to be installed with different potentials, and the first auxiliary connector line provided many in accordance with the types and auxiliary second the connector provided many in accordance with the types.

 
© 2013-2014 Russian business network RussianPatents.com - Special Russian commercial information project for world wide. Foreign filing in English.