Device to delete recorded information

FIELD: information technologies.

SUBSTANCE: device to delete recorded information comprises the following: a DC source, a switching element, an AC to DC voltage converter, an external supply slot, a de-energising device, a flash sensor, an AC voltage device, a switch, a voltage divider, two devices of energy accumulation, a control device arranged as a microprocessor, a contactor, an indication device, a shaper - limiter, a four-wire cable and a joined four-contact connector.

EFFECT: improved reliability and quality of information deletion without the possibility of its recovery, reduced power consumption, reduced dimensions and weight of the device.

2 cl, 7 dwg

 

The invention relates to computing devices and can be used to erase records from heterogeneous semiconductor media, in particular the non-volatile memory devices, flash memory, etc.

The basic operation principle of the semiconductor device volatile memory is to store charge in an isolated gate. If a stand-alone shutter stored charge, the threshold voltage Utthe transistor may vary between two values, usually defined as "0" and "1". The threshold voltage changes depending on the amount of charge stored in the isolated gate at a certain distance from it [1]. To erase the recorded information in the form of residual conductivity must restore the original value of the voltage potential barrier for charge carriers, the threshold voltage is Utequal to the value of the erased state, i.e., the value of the previous record. This means that there must be a process in which the charge QTstored on discrete centers or in an isolated (floating) gate at a distance of, for example L, the shutter should at least take a value of "0", and the fixed values of the charge on the surface of the partition, for example a silicon-insulator and the charge in the depletion layer of silicon is, take the original value prior to writing.

The level of technology

A device for erasing recorded information on a heterogeneous semiconductor media [2], containing a darkened vacuum chamber, a device for creating a vapor compressor to change the vapour pressure, the bulb 30 watts, solenoid valve, pump to ensure quick inlet adsorbate, the device for changing the distance of the location of the incandescent lamp, the device measuring the conductivity of the film, a device for measuring the pressure of water vapor in the chamber, the device for measuring time and the power source, in which at initial pressure of the residual atmosphere 10-3÷1 mm Hg residual conductivity excite the light bulb 30 watts, which is located at a distance of 10 cm from the surface of the film - semiconductor media. Within 20÷60 seconds, measure the conductivity of the film. During the initiation of the conductivity of the film reaches a stationary value δSt~10-1Ω-1cm-1.

The adsorption is carried out by increasing the pressure by means of compressor water vapor coming from the device create vapor in a vacuum chamber with a vapor pressure of up to 10÷1000 mm Hg at the time of ~1 s, controlled by a special device to measure time. When increasing provodimost the film are desorbed by lowering the pressure to the initial level.

Quick suction and discharge adsorbate is performed with the help of the pump and the electromagnetic valve. Erasing is performed by the pulse pressure of the adsorbate, which is constantly monitored device to measure the pulse pressure generated in a darkened vacuum chamber.

A disadvantage of this device is the design complexity, the use of expensive equipment, large power consumption, much time is spent on the preparation of the erase process, you need special equipment to control the parameters of the device components, the limited application.

Know a USB 2.0 device in the computer, which is described in the technology [3], a device for erasing records from heterogeneous semiconductor media, non-volatile memory, a flash memory device having a USB connector for PC connection), comprising: a monitor, keyboard, pointing device-mouse, system unit, having in its composition a host (Host), the hub (Hub) and the four-pin connectors (connectors) to connect the flash memory to the computer, two for signal transmission and two for power supply, cable and the power source. Data transfer on erasing of information is initiated by the host. Transactions on the USB bus consist of two or three acts of: sending packet mark the RA, package data package transaction status.

A disadvantage of this device is that the information that you want to erase, can remain in the memory of computer, functional units themselves cannot directly transmit information on erasing, because the USB bus is output from the system unit of the computer for which it is necessary to have an operating system that would provide support for USB (Windows 98 Second Edition) and execute the software function. In addition, high energy costs associated with the need to supply a number of constituent parts of a PC, a relatively large time erase, which is determined by the time of the preparation of your computer and sending the appropriate commands to the Erasure information, recovery information, so as always there is a possibility that recorded data will remain in the memory of the computer.

The closest is the unit of erasing recorded information [4] with heterogeneous semiconductor storage media containing the constant current source, the device power-up, the divider current, the damping device, the energy storage capacitor, a switching device, paleopathology system made on the solenoids, the control unit, four-wire cable and a four-pin connector. Preobrazuyas system has a frame that has four solenoid, one inside the other,

Winding coils of a pair of solenoids is made oblique with tilt coils of wire windings in the planes of the narrow walls of the frame to its longitudinal edges of the solenoids at a sharp angle. The winding wires of the coils of the second pair of solenoid made zigzag, inclined in the plane of the wide and narrow walls of the frame at an acute angle. Under the effect created by the device rapidly changing electromagnetic field changes the structure of charges in the semiconductor storage medium.

A disadvantage of this device is that for destruction of information requires an application of an external magnetic field to the semiconductor thin-film systems non-volatile memory, the complexity of the technological process and design preobrazuyas system to generate pulsed magnetic fields, high energy costs associated with the need for power series capacitors store of energy, large size and weight of the device.

The claimed invention solves the problem of improving the quality of data erasing without the possibility of recovery due to the influence of an electric field and a high electric voltage to change the width of the potential barrier DE) [5] in the field of the space charge of the semiconductor thin-film element of the system non-volatile memory. For this purpose the conditions of the tunneling transition of electrons from one area to another due to the proportionality of the distribution density of the energy levels from the side of the barrier, and the number density of free energy levels on the opposite side of the barrier. The electrons cross the barrier in both directions. To create conditions where the width of this barrier becomes comparable to the electron wavelength. The electron passes through the barrier without energy loss and provides a process of substitution by charge transfer through a potential barrier by modifying the semiconductor structure across the field recording and filling all the energy levels of electrons, which are sent using special algorithms, the flow of electrons crossing the potential barrier and is hosted on energy levels. Thus, they replace previously posted in the previous entry, the stored charges in isolated gates on the newly introduced by a special algorithm to write the code, changing the structure of the recording memory. Acting high voltage leads to burnout controller and elements of electric thin-film system non-volatile memory.

This process provides the opportunity to reduce energy consumption, simplify the design and manufacturing technology of the disorder by reducing energy drives.

The technical result of the invention is to increase the reliability and quality of the information is erased when reducing energy costs, dimensions and weight of the device.

Description of the figures and symbols

Figure 1 shows the block diagram of the device erasing the recorded information.

Figure 2 shows the block diagram of the AC voltage device.

Figure 3 shows the timing diagram describing the form of electrical signals of high voltage.

Figure 4 shows the electric circuit of the first and second devices energy storage.

Figure 5 presents the electrical circuit of the first electronic key.

Figure 6 presents the electrical circuit of the current generator.

Figure 7 presents the electrical circuit of the second and third electronic key.

On the figures entered legend:

1 - battery (A1);

2 - element switching (EK2);

3 - voltage Converter (PNZ);

4 - plug the external power (RWP);

5 - power switch (VP);

6 is a voltage divider (DN);

7 - device AC voltage (UPN);

8, 9 - device energy storage (ONE, ONE);

10 - switch (BK 10);

11 is a microprocessor (MP 11);

12 - microcontroller (MK12);

13 - bus controller (KS);

14 - the indicating unit (UE);

15 - contactor (K15);

16 - sensor flash (DF);

17 - shaper-limiter (F);

18 - wire cable (CK);

19 - the four-pin connector (CS);

20 flash memory (FP);

21 - the first key e (CA);

22 - current generator of rectangular pulses (G);

23 - delay line (LPA);

24 and 25 the second and third keys e (102) and (KAS).

The numbers on the figures recorded in small print, denote the number of inputs and outputs of the blocks. In the description of the invention these numbers are enclosed in parentheses.

The list of components of the device and their functions

The technical result of the invention is achieved due to the fact that the device is erasing the recorded information contains (1): A1 battery, the switching element EK2, the voltage Converter PNZ, plug the external power RVP, the power switch UP, the voltage divider DN, the device AC voltage UPN, the first ONE and second ONE the energy storage devices, switch VC, the microprocessor MP, the microcontroller MK12, the bus controller KS, indicating unit UI, contactor K15, sensor flash DF, shaper-limiter F, wire cable CC, four-pin connector CS, flash memory FP. Part UPN includes: a first electronic key KA 21, generator is the PR of the current rectangular pulse G 22, the delay line LPA 23, the second KE2 24 and the third KAS 25 keys e.

Battery 1 provides a power supply device erase records during transportation and has a positive polarity input - output (1) power supply and terminal (2) common zero. As the battery may be applied to the battery 7±0.5 V with a capacity of not less than 0.7 ach. In stationary conditions in the charge mode of the battery 1 terminal (1) "plus" performs the function of input power. When the device is on battery 1 terminal (1) "plus" performs the function of output power.

The switching element 2 is designed to switch the battery 1 from the charge mode in steady-state conditions using the voltage Converter 3 and the industrial network 220 V, 50 Hz on Autonomous standard mode of the device from the battery 1, which is intended to supply a constant voltage of 7±0.5 V electrical units and components of the device during its transportation. EK2 contains (1) a first terminal (4) of zero, a second terminal (2) "plus", the third terminal (3) output power, a fourth terminal (1) power entry. EK2 and has a normally open (NO) contact between the second and fourth terminals and normally closed (NC) contact between the second (2) and third (3) terminals and the diode. Diode single output connected to the fourth terminal (1)and the other with the second terminal (2). EK2 works on the principle of the relay when it arrives at its terminal (1) voltage 7±0.5 V is closed BUT contact. Charging the battery 1 goes through the diode and the power to the device and blocks is supplied from the voltage Converter 3. In the absence of the terminal (1) voltage NC contact is closed, charging the battery 1 is stopped. Voltage 7±0.5 V is applied to the blocks from the battery 1 terminal (3) EK2.

The voltage Converter PNZ is designed to convert AC voltage of the mains 220 V, 50 Hz DC voltage plus 7±0,5 Century PNZ has an input (1) output (2) power supply and terminal (3) common zero.

Plug the external power supply 4 is designed to connect devices to the industrial network and has (1) power input and output (2) power supply with two contacts under the two-wire cable and the terminal (3) common zero.

The power switch 5 is designed to supply power to the blocks of the device erasing the recorded information to connect the flash memory 29 to the four-pin connector (connector) 19 and has a first input (1) power supply, a second inlet (3) and signal output (2) power.

The voltage divider 6 has an input (1) power supply and the first (2) and second (3) outputs power.

The device AC voltage 7 is designed to produce a pulse of high voltage 400±50 and is input (1) power supply DC output (2) pulse power supply voltage of 400±50 V and the terminal (3) common zero, OTU contains (figure 2): the first key e 21 CA, the current generator of rectangular pulses 22 G, the delay line 23 LPA, second 24 and third 25 key KE2 e and KAS. CA 21 (2, 5) has an input (1) power supply and output (2) signal and one terminal (3) common zero. The current generator of rectangular pulses 22 (2,6) has an input (1) signal input (4) power output (2) signal of rectangular pulses and one of the terminals (3) common zero. The delay line 23 (figure 2) has an input (1) output (2) signal. The second and third electronic keys 24 and 25 (figure 2, 7) have a first input (1) signal, a second input (4) power output (2) pulse power supply and the terminal (3) common zero.

Input (1) power of the first electronic key 21 is connected to the input (4) of the power generator 22 and to the inputs (4) the power of the second 24 and third 25 keys e (figure 2). Terminals (3) common zero of the first electronic key 21, the generator 22, second 24 and third 25 key electronic connected.

Output (2) signal of the first electronic key 21 is connected to the input (1) signal generator 22, and its output (2) signal connected to the inputs (1) signal delay line 23 and the second electronic key 24. Output (2) signal of the delay line 23 is connected to the input (1) signal of the third electronic key 25. Outputs (2) a pulse power of the second 24 and third 25 keys e and are connected by exit (2) a pulse power device AC is spent voltage 7.

Device energy storage ONE and N1-A (1,4) are designed to generate the pulse voltage amplitude 350-400 In and have input (1) pulse power supply voltage of 400±50 V (figure 3), exit (2) pulse power supply and the terminal (3) total scratch and made in the form of capacitive drive capacitors.

The switch 10 is designed to signal about the beginning device of erasing recorded information on a specially established algorithm of the microprocessor 11 and has an output (1) signal.

The microprocessor 11 is designed to control the device erasing the recorded information in the automatic mode and has three inputs, five outputs and one terminal common zero. The first input (1) of the signal switch, the second (2) power and the third (3) signal DF. Signal outputs: the first (4) control contactor 15, the second and third (5) and (6) control the display device 14, the fourth and fifth (7) and (8) control shaper-limiter 17.

The microprocessor 11 includes (1) the microcontroller 12, the bus controller 13, three inputs and five outputs. The inputs of the first (1), second (2) and third (3) and outputs the first (4), second (5), third (6), fourth (7) and fifth (8).

The microcontroller 12 is designed to control the Erasure unit, formation, and generation in accordance with the established program pulses with duplicate code, determine elenim algorithm and the number of cycles to ensure that the substitution process, across the field records filling all energy levels of the generated pulses in accordance with the program, that enables you to change the data structure of the memory chip and the formation of stress management for contactor 15 and the display unit 14.

The microcontroller 12 has three entrances: the first (1) power input, a second input (5) sensor signal flash DF, the third input (2) signal switch WC and four outputs: first (5) and second (6) device management display UI, the third (7) management bus controller CS 13 and the fourth (6) control contactor K15.

The bus controller 13 has an input (1) signal, the first (2) and second (3) output signal.

The inputs of the first (1), second (2) and third (3) microprocessor MP are respectively the inputs of the first (2)second (1) and third (5) of the microcontroller 12. The outputs of the first (4), second (5) and third (6) of the microprocessor 11 are respectively the outputs of the first (6), second (3) third (4) of the microcontroller 12. The outputs of the fourth (7) and fifth (8) microprocessor MP are the outputs of the first (2) and second (3) bus controller CABG 13.

The fourth output (7) of the microcontroller MK12 is connected to the input (1) of the bus controller CS, and outputs the first (2) and second (3), which are the outputs of the fourth (7) and fifth (8) microprocessor MP, connected respectively with the first (1st) and second (2) input shaper F

The display device 14 is intended to indicate power-on blocks devices and on the performance of the device in the mode of erasing recorded information and has a first input (1) signal, the second input (2) power supply and terminal (3) common zero. In the display device 14 has two indicator "Power" and "Flash". Glow Power indicator informs you that the Erasure unit is powered from the battery 1 or the external network. The led "Flash" informs about the discovery of semiconductor storage media and proper connection of the flash memory 20 to the four-pin connector 19.

The contactor 15 is designed for short-term (pulse) switching of high voltage and has three inputs and two outputs. The first (1) and second (2) input pulse power, a third input (5) signal and the first (3) and second (4) outputs a pulse power.

Sensor flash 16 is designed to generate the information signal that heterogeneous semiconductor storage media flash memory 20 (Fig 1) is detected in the unit of erasing recorded information and is input (1) power supply and output (2) signal, and the input-output light beam (dashed line in figure 1). Sensor flash 16 is made with a slot to accommodate a flash memory, through which in the absence of a flash memory runs through the light of the howling light (dashed line in figure 1) on the photocell DF. When there are cracks in the flash beam is cut off and the sensor flash 16 is triggered, creating a signal at the output DF. This signal through UK provides power to all the units in your device and activate N.

Shaper-limiter 17 is designed to generate signals of a particular polarity and exceptions receipts outputs (7) and (8) of the microprocessor 11 high voltage 33 and has a first (1) and second (2) input signal, the first (3) and second (4) output signal.

Wire cable 18 has four wires: the first (1), second (2) and third (3) signal, a fourth wire (4) for connection to the terminal common zero.

The four-pin connector (connector) 19 is provided for the connection of semiconductor storage media and has four terminals: the first (1), second (2)third (3) and fourth (4). The output connector is intended for connection with the corresponding terminals of the flash memory 20.

The electrical connections of the claimed device

Battery 1 input-output (1) power supply connected to the output output (2) power switching element 2, whose input (1) power is connected to the output (2) voltage Converter 3, input (1) power supply which is connected to the output (2) power connector external power supply 4, through which voltage is supplied industrial network 220 V, 50 Hz. Output 3) power switching element 2 is connected to the input (1) power switch 5 and to the input (1) sensor power supply flash 16, and the output (2) signal sensor flash 16 is connected to the inlet (3) the signal of the microprocessor 11 and the input (3) control power switch 5.

Output (2) power switch 5 is connected to the input (1) of the voltage divider 6 and the input (1) power AC voltage device 7, the output of which is connected to the outputs (1) pulse power energy storage devices 8 and 9, and their outputs (2) power supply connected to different inputs (1) and (2) power contactor 15. The voltage divider 6, the first output (2) power supply connected to the input (2) power supply microprocessor 11. The microprocessor 11 input (1) signal is connected to the output (1) alarm switch 10, the outputs (5) and (6) the signal to the inputs (1) and (2) the signal display unit 14, output (4) signal to the input (5) alarm contactor 15, and outputs (7) and (8) signal to the inputs (1) and (3) driver-limiter 17. Outputs (2) and (4) the signal shaper-limiter 17 is connected to the inputs (2) and (3) signal through the contacts (2) and (3) four-wire cable 18 to the contacts (2) and (3) signal and the four-pin connector (connector) 19 to contacts (2) and (3) the signal of the flash memory 20.

The voltage divider 6 a second output (3) power is connected to the contact (1) four-wire cable 18, and the contacts (2) and (3) four-wire cable 18 is connected to the outputs (3) and (4) signal contactor 15 and you is the ar (2) and (4) shaper-limiter 17.

Terminals common zero of all blocks of the device and four-wire cable are connected together.

The operation of erasing the recorded information

Powered device erase is performed during transport from the battery 1, and in stationary conditions from industrial network 220 V, 50 Hz charging the battery 1 by the DC voltage 7±0,5 Century Flash memory 20 is connected to the four-pin connector 19. Sensor flash 16 detects connected to the connector 19 of heterogeneous storage media flash memory 20 and when power is supplied at its input (1) power sensor flash 16 generates an information signal at its output (2) signal. Power to the sensor flash 16 and the power switch 5 when working in a hospital comes from the industrial network 220 V, 50 Hz, which is supplied via connector external power supply 4 input (1) power supply voltage Converter 3, where the voltage is stabilized to a certain value in the interval of values of 7±0.5 V, for example the 7th Century Stabilized supply voltage is supplied from the output (2) voltage Converter 3 to the input (1) power switching element 2, which is designed for automatic switching of power between the voltage Converter 3 and the battery 1. Input (1) power switching element 7 closes the contacts between the input (1) power supply and output (3) the power supply. Charging the battery 1 when the switch through a diode circuit connecting the input (1) power supply and output-input (2) of the switching element (2).

The charging time of the battery 1 does not exceed 1 hour. When operating from the battery 1 is disconnected the voltage industrial network 220 V, 50 Hz connector external power supply 4. In this operation, the power input (1) power supply voltage Converter 3 power is not supplied, and accordingly output (2) power voltage Converter 3 is applied to the input (1) power switching element 2. The switching element 2, on the principle of relays, switches automatically connecting the contacts of the output-input (2) power switching element 2 and the output (3) power. The diode circuit of the switching element 2 for recharging the battery 1 is powered off (figure 1). The inputs (1) power sensor flash 16 and the switch 5 power is being supplied with voltage plus 7 from the battery 1 through the normally closed contact output-input (2) of the switching element 2. Power for this circuit is supplied via a power switch 5 for all blocks and components electrical block diagram (figure 1) in the presence of power on all units and in the presence of the signal at the output VC.

The Erasure unit is in storage mode and standby erase information.

In this mode, the device translates the erase signal, formed on the ode (2) signal sensor flash 16, upon detection of the connected flash memory 20 which is fed to the input (3) signal power switch 5 and closes its normally open contact.

Stabilized supply voltage 7 comes In (figa) input (1) power supply voltage divider 6 and to the input (1) power AC voltage device 7 (Fig 1), and respectively received and input (1) power of the first electronic key 21 (2, 5) and inputs (4) power current generator of rectangular pulses 22, second, and third electronic keys 24 and 25.

When the power switch 5 (Fig 1) the first key e-21 (figure 5) generates the control signal in the form of a rectangular pulse (figb) at its output (2) signal, which is fed to the input (1) of the signal current generator of rectangular pulses 22 (6), and executes it. The current generator 22 (6) produces a rectangular signal, for example in the form of "meander" (pigv). This signal is applied to signal input (1) of the second electronic key 24 (7) and the signal input (1) of the delay line 23. Output (2) signal of the delay line 23 is formed by a rectangular signal shifted by a half period T/2 "square wave" signal of the current generator 22 (high). Output (2) power generator 22 (pigv) is fed to the input (1) the signal of the second electronic key 24, which at its output (2) signal which generates a rectangular signal (figd). When signals on the inputs (1) signal electronic keys 24 and 25 current output (2) power switch 5 through the inlet (1) power AC voltage device 7 is fed to the input (4) power electronic switches 24 and 25 (7) and through the inductor L1 of the electronic key 24 (7) and outdoor transistor VT3 is supplied to the terminal (3) common zero. When applying a low voltage of less than 0.7 At a logic level Zero TTL, input (1) of the electronic keys 24 and 25, the transistor VT3 is closed and the current in the coil L1 does not immediately decrease due to its time constant circuit. As a result, the drain of the transistor VT3 occurs, a positive pulse in the form of a power surge. Output (2) of the electronic key 24, a signal is generated (figd) of positive polarity, and the output (2) of the electronic key 25, a signal is generated (fige) of positive polarity with a delay of T/2 half period of oscillation of the signal generator 22. These signals through the diode VD1 (7) o (2) electronic keys 24 and 25 (figd, e) and output (2) signal pulse power device AC voltage 7 is fed to the input (1) pulse power energy storage devices 8 and 9 and charge them (figure 4) to the level of 400 V±5% (Figi). Upon reaching the desired voltage level, for example in 1-2 sec., it arrives at the inputs of (1) and (2) power switch 15 (Fig 1). Od is vremenno with outputs (2) and (3) the power supply of the voltage divider 6, power is fed to the input (2) power supply microprocessor 11 and to the input (1) power supply for four-wire cable 18, then on input (1) four-pin power connector 19 and respectively to the input (1) power supply flash memory 20, and outputs (5) and (6) the signal of the microprocessor 11 to the inputs (1) and (2) the indication device 14 receives a power supply voltage and signals that the Erasure unit is in the mode of storing and erasing information. At the same time on the display device 14 of the led indicators "Power" and "Flash". The Power indicator informs you that the Erasure unit is powered from the battery 1 or the external network. The led "Flash" informs about the discovery of semiconductor storage media and proper connection of the flash memory 20 to the four-pin connector 19.

After receipt of output (2) power supply microprocessor 11 to the input (1) power supply of the microcontroller 12 and the signal generated in the sensor flash 16, to the inlet (3) the signal of the microprocessor 11 and the input (5) signal microcontroller 12 (FIGC). These signals provide in accordance with the established program forming signals with repetitive code generated by the microcontroller 12. Output (7) signal microcontroller 12 pulses with a certain algorithm and the number of cycles. In the emergency mode erase information, the switch 10 is switched into active mode. Output (1) alarm switch 10 to the input (1) mi is reprocessor 11 and input (2) of the microcontroller 12 receives the control signal in accordance with the program pulse shaping. Output (7) signal microcontroller 12 via the bus controller 13 outputs (2) and (3), which is the record ID for the flash memory 20, and outputs (7) and (8) of the microprocessor 11 through the driver-limiter 17 (1) four-wire cable 18 through the four-pin connector 19, the signals on the pins (2) and (3) flash memory 20.

Upon completion of the generation of signals with repetitive code, the microprocessor 11 generates a control voltage at the output (6) signal (figs) circuit for normally open (NO) contacts of the contactor 15. For each of the output circuits of the contactor 15, connected to the contacts (2) and (3) four-wire cable 18, after closure of normally open (NO) contacts of the contactor 15 is flowing pulse current (Figi).

The pulse current value of 2.0 And formed due to the discharge of the accumulated voltage up to 400 V on the energy storage devices 8 and 9, is fed to the inputs (2) and (3) flash memory 20, thereby burning out the controller and elements of electric thin-film strapping system non-volatile memory.

After the destruction of information on the display device 14 display "Flash" is not lit. The contacts of the power switch 5 is open, power to the nodes and blocks the device erase recording is not available.

Features of the invention

A switching element that includes the first Clem is the common zero, the second positive polarity, the third terminal of the output power, the fourth terminal of the input power and has a normally open (NO) contact between the second and fourth terminals and normally closed (NC) contact between the second and third terminals and a diode, which one output is connected to the fourth terminal, and the other with the second terminal, the Converter AC to DC voltage, which has input and output power and terminal common zero, plug the external power supply, which has input and output power and terminal common zero, the device AC voltage, which has a DC input voltage the power output switching low voltage and the terminal common zero, the second energy storage device, a switch that has an output signal, contactor, which has first and second inputs of the pulse power supply and the third input signal and first and second outputs of the pulse power supply, sensor flash, which has the input power and the output control signal and the slot through which in the absence of a flash memory passes the light beam of the sensor flush, shaper-limiter, which has first and second signal inputs and first and second output signal, and a control device made in the form of a microprocessor, which has a terminal common zero, the first input switch, the second input sensor signal flash and the third is the input power, the first control output contactor, second and third output control device displays, fourth and fifth output control shaper-stop, additionally, the display device has a first input, a second input power terminal common zero.

The constant current source in the form of battery has the positive polarity input-output supply and a terminal common zero, and the device power off has a first power input and the second input signal and the output of the power supply.

The voltage divider has an input power supply and first and second outputs of the power supply.

Device energy storage have input pulse power, output power and terminal common zero.

The microprocessor first input coupled to the output of the signal switch, the first and second signal outputs connected to corresponding signal to the inputs of the indication device, the third signal output connected to the input of the contactor, and the fourth and fifth signal outputs connected to the signal inputs of the former (the limit.

Battery input-output power supply is connected to the output of the output power of the switching element, which is its power input connected to the output of the voltage Converter, the input power is connected to the output power connector external power.

The output of the power supply switching element is connected to the supply input of the power switch and to the input of the power sensor, flash, the output signal of which is connected to the input signal of the microprocessor and the control input of the power switch, the power supply output of which is connected to the input of the voltage divider, the input switch and the input of the power device AC voltage, the output of which is connected to the inputs of pulse power energy storage devices and their outputs power supply connected to different inputs of the power contactor.

The voltage divider to the first output of the power supply connected to the power input of the microprocessor.

Outputs and signal shaper-limiter connected to the inputs of the signal through two pins of the four-wire cable to the two signal contacts and four-pin connector (connector) to the signal contacts of the flash memory.

The voltage divider of the second supply output is connected to one contact wire cable, and the other two pins of the four-wire cable is connected to the output signal of the contactor and the terminal common zero of all blocks of the device and four-wire cable are connected together.

The device AC voltage includes: a first electronic key, which is the input power, output signal and one terminal common zero, in addition, the second and third electronic keys have one input, one power input, one output pulse is snogo power supply and the terminal common zero, the current generator of rectangular pulses has a first input, a second input power, the output signal of rectangular pulses and the common terminal of the zero delay line, which has input and output signal. The input power to the first electronic key is connected to the power input of the generator and to the power input of the second and third electronic keys, the terminal common zero of the first electronic key, generator, second and third electronic keys are connected. The output signal of the first electronic key is connected to the input signal current generator, and its output signal is connected to the signal inputs of the delay line and the second electronic key, the output signal of the delay line is connected to the input of the third electronic key. The outputs of the pulse power of the second and third keys e and are connected by output switching power supply AC voltage.

Example execution device erase recorded information

Device Erasure of recorded information is performed by the block diagram Fig 1, the device AC voltage 7 is executed by the block diagram of figure 2 and schematic diagrams 5, 6, 7. The energy storage devices 8 and 9 are made in accordance with the wiring diagram figure 4.

As the source power applied to the battery 1 is P1,2. The switching element 2 is made on the basis of the transistor BVZ11. As the voltage Converter 3 is used step-down transformer, rectifier and stabilizer.

Plug the external power 4 made in the form of standard sockets with ungrounded terminal common zero under eurorate.

The power switch 5 is made on simstore VT-600 C.

The voltage divider 6 is performed on the resistor type C2-33.

In the device of alternating voltage 7 first electronic key 21 is performed on the transistor CT, pulser 22 is made on the chip CR VI, the delay line 23 is performed on the chip CR VI, second and third electronic keys 24 and 25 are made to the schemes VT1-BC846, VT2-BC856, VT3-iRFL014N, VD1-D220A.

The energy storage devices 8 and 9 is performed on the capacitors C50-77.

The switch 10 is made in the form of a toggle-type TV 1-2.

The microprocessor 11 is performed on the chip AT91SAM7S256.

The microcontroller 12 is performed on the chip type KREK.

The bus controller 13 is made on the chip type PD1USBD12/

The display device 14 is led type ALK.

The contactor 15 is made on 2 chips KRKA.

Sensor flash 16 is performed on the elements of type BPX43-3.

Shaper-limiter 17 is performed on the diode type D 132-80-14.

Wire cable loop 18 is a shielded pair (train).

As a researcher who as a four-pin connector 19 is applied to the connector type "A", used for PC connection.

The proposed design of the device erasing the recorded information provides reliable erasing of information from heterogeneous semiconductor media, without the possibility of recovery due to the influence of an electric field. When the substitution is an influence of the electric field as the main element of the flash devices are field patterns on the basis of field.

This creates the conditions of the tunneling transition of electrons from one area to another, which changes the width of the potential barrier, which becomes comparable to the electron wavelength at which electrons pass through the barrier without energy loss and provide the substitution process using special algorithms governing the transfer of electrons through a potential barrier. Algorithms change the semiconductor structure around a field in a record, filling all energy levels, and thus replaces the previously placed and stored charges in isolated gates on the newly entered account code and subsequent exposure to high voltage, which provides a burn-in controller and elements of electric thin-film strapping system non-volatile memory.

The invention solved the problem of improving reliability and ka is esta erase information without the possibility of recovery reducing energy consumption through the use of less energy-intensive devices small pulse converters for compact energy storage and simplify it by eliminating a complex process and design preobrazuyas system, damping device, device switching, and reduced dimensions and weight of the device.

Sources of information

1. Nonvolatile Semiconductor Memory Technology. Edited by William D. Brown and Joe E. Brewer.

2. The invention "Method of erasing recorded information", ed. St. No. 777680, MKI G11B 3/66, published 1980

3. Agalega. USB 2.0 technology, www.3dnews/storage/W, 224.12.2003,

4. The invention Device erase recorded information", U.S. Pat. No. 2346345, MKI G11C 16/14, published 2009

5. Iaepetus, Ieazr, Wieroo, "Microelectronics". - M.: Higher school, 1986, p.87-94.

1. Device Erasure of recorded information, comprising: a constant current source, a switch, a voltage divider, the energy storage devices, device control, four-wire cable, which has first, second and third signal wire and the fourth wire connected to the terminal common zero, and the four-pin connector that has first, second, third and fourth terminals and four output, characterized in that the input: a switching element that includes the first common terminal n is La, the second positive polarity, the third terminal of the output power, the fourth terminal of the input power and has a normally open contact between the second and fourth terminals and the normally closed contact between the second and third terminals and a diode, which one output is connected to the fourth terminal, and the other with the second terminal, a voltage Converter, which has input and output power and terminal common zero, plug the external power supply, which has input and output power and terminal common zero, the device AC voltage, which has a DC input voltage, output low-voltage pulse voltage and the common terminal zero, the second energy storage device, contactor, which has first and second inputs of the pulse power supply and the third input signal and first and second outputs of the pulse power supply, sensor flash, which has the input power and the output control signal and the slot through which in the absence of a flash memory passes the light beam of the sensor flush, shaper-limiter, which has first and second signal inputs and first and second output signal, and a control device made in the form of a microprocessor, which has a terminal common zero, the first input switch, the second input sensor signal flash and the third input power supply, the first control output contactor, the second and third outputs of the UE is Alenia device display, the fourth and fifth output control shaper-stop, additionally, the display device has a first input, a second input power terminal common zero, in addition, the constant current source in the form of battery and has a positive polarity input-output supply and a terminal common zero, the power switch which has a first power input and the second input signal and the output power, in addition, the voltage divider has an input power supply and first and second outputs of the power devices, energy storage have input pulse power, output power and terminal common zero, and the microprocessor the first input signal is connected to the output signal of the switch, with the appropriate signal to the inputs of the indication device, the third signal output connected to the input of the contactor, and the fourth and fifth signal outputs connected to the signal inputs of the driver-limiter, in addition, the battery input / output power supply is connected to the output of the output power of the switching element, which is its power input connected to the output of the voltage Converter, the input power is connected to the output power connector external power supply, and the output of the power switching element is connected to the input power switch power supply input sensor flash output connected Synelnykove to the input signal of the microprocessor and the control input of the power switch, the output power of which is connected to the input of the voltage divider, the input switch and the input of the power device AC voltage, the output of which is connected to the inputs of pulse power energy storage devices and their outputs power supply connected to different inputs of the power contactor, in addition, the voltage divider of the first supply output is connected to the power input of the microprocessor, and outputs the signal shaper-limiter connected to the inputs of the signal through the second and third contact wire cable with two signal contacts and through the four-pin connector with signal contacts of the flash memory, in addition, the voltage divider of the second supply output connected to the first contact wire cable, and the second and third contacts, a four-wire cable is connected to the output signal of the contactor, and fourth terminals four-wire cord, four-pin connector and the flash memory attached to a common zero.

2. Device Erasure of recorded information according to claim 1, characterized in that the device AC voltage includes: a first electronic key, which is the input power, output signal and one terminal common zero, in addition, the second and third electronic keys have one input, one power input, p is a single output switching power supply and a terminal common zero, the current generator of rectangular pulses has a first input, a second input power, the output signal of rectangular pulses and the common terminal of the zero delay line, which has input and output signal, in addition, the input power to the first electronic key is connected to the power input of the generator and to the power input of the second and third electronic keys, the terminal common zero of the first electronic key, generator, second and third electronic keys are connected, and the output signal of the first electronic key is connected to the input signal current generator, and its output signal is connected to the signal inputs of the delay line and the second electronic key, exit the signal delay line is connected to the input of the third electronic key, in addition, outputs a pulse power of the second and third keys e and are connected by output switching power supply AC voltage.



 

Same patents:

FIELD: information technology.

SUBSTANCE: complete scanning memory matrix includes several local bit lines and a global bit line. The method of launching the global bit line involves a step for connecting several local bit lines with the global bit line through several tristate devices, generation of a global selection signal for allowing operation of one of the several tristate devices and selection of the corresponding local it line for launching output of the tristate device allowed to operate. That way, the global bit line is statically launched so that serial bit reading having the same value read on the global bit line does not lead to switching of the state of the global bit line.

EFFECT: reduced power when reading the said matrix.

13 cl, 9 dwg

FIELD: data carriers.

SUBSTANCE: device for determining logical state of selected memory cells in memory device with passive matrix addressing is made with possible connection to ferroelectric memory device or forming its portion and contains reading amplifying contours, synchronous amplifier, combined source of shift voltage and signal, active control line driver, multiplexer, a set of routers. Other variant of aforementioned device is additionally equipped with second set of routers. Method describes operation of aforementioned devices.

EFFECT: higher efficiency, broader functional capabilities.

3 cl, 12 dwg

The invention relates to a method of recording, the control method and device for recording

FIELD: data carriers.

SUBSTANCE: device for determining logical state of selected memory cells in memory device with passive matrix addressing is made with possible connection to ferroelectric memory device or forming its portion and contains reading amplifying contours, synchronous amplifier, combined source of shift voltage and signal, active control line driver, multiplexer, a set of routers. Other variant of aforementioned device is additionally equipped with second set of routers. Method describes operation of aforementioned devices.

EFFECT: higher efficiency, broader functional capabilities.

3 cl, 12 dwg

FIELD: information technology.

SUBSTANCE: complete scanning memory matrix includes several local bit lines and a global bit line. The method of launching the global bit line involves a step for connecting several local bit lines with the global bit line through several tristate devices, generation of a global selection signal for allowing operation of one of the several tristate devices and selection of the corresponding local it line for launching output of the tristate device allowed to operate. That way, the global bit line is statically launched so that serial bit reading having the same value read on the global bit line does not lead to switching of the state of the global bit line.

EFFECT: reduced power when reading the said matrix.

13 cl, 9 dwg

FIELD: information technologies.

SUBSTANCE: device to delete recorded information comprises the following: a DC source, a switching element, an AC to DC voltage converter, an external supply slot, a de-energising device, a flash sensor, an AC voltage device, a switch, a voltage divider, two devices of energy accumulation, a control device arranged as a microprocessor, a contactor, an indication device, a shaper - limiter, a four-wire cable and a joined four-contact connector.

EFFECT: improved reliability and quality of information deletion without the possibility of its recovery, reduced power consumption, reduced dimensions and weight of the device.

2 cl, 7 dwg

FIELD: information technology.

SUBSTANCE: method of managing a memory device, having a bit line comprising a first section and a second section, involving precharging the first section of the bit line to a first voltage; precharging the second section of the bit line to a second voltage different from the first voltage; and distributing charge between the first section of the bit line and the second section of the bit line to obtain a final voltage between the first voltage and the second voltage.

EFFECT: high read stability owing lower voltage of the bit line.

25 cl, 10 dwg

Up!