Device for transforming a number from polynomial system of residual classes to positional code with error correction

FIELD: computer engineering, possible use in devices for transformation of numbers from polynomial system of residual classes to positional code.

SUBSTANCE: device contains shift register, synchronization block, constant memory block, group of AND elements, positional accumulating adder, error detection block, data storage block, modulus two correcting adder. Error detection block is made in form of three-layered neuron network.

EFFECT: increased speed of transformation, expanded functional capabilities of device due to ensured error correction.

2 cl, 2 dwg, 5 tbl

 

The invention relates to computer technology and can be used for high-speed transfer of numbers from a polynomial system classes deductions (PSCW) in the positional correction code errors.

A device for converting a number from the system of residual classes (JUICE) in the position code (as the USSR №1005028, G06F 5/02)containing positional accumulating adder whose output is the output device, and a synchronization unit, characterized in that in order to improve performance, it contains the memory block is constant, the group of items, shift register, a group of inputs which is the input device, and a control input connected to the first output of the synchronization unit, the first inputs of elements And groups merged and connected to the output LSB shift register, and the second inputs connected to the corresponding data outputs of the memory block constants, the control input of which is connected to the second output of the synchronization unit, the outputs of the elements And groups connected to the corresponding inputs positional accumulating adder.

The disadvantage of this device is the inability to correct the error.

One of the most promising methods for the detection and correction of errors is to compute senior coefficients of the generalized article system (OPS).

In a slave is the Reference book on digital computing. /Edited Benamrouche. K., Machinery, 1974, 512 S.) on pages 33-35 presents methods for calculating the coefficients of the OPS. These methods are characterized by significant time (calculation time is proportional to the number of bases of the system).

To reduce calculation time senior coefficients OPS is possible through the use of polynomial systems PSCW and pseudoorthogonal bases.

If the original number And be represented in polynomial form, and as a reason to choose the minimal polynomial of an extended Galois fields, this number can be represented in the form:

A(z)=(α1(z), α2(z),... αn(z)),

where αi(z)≡A(z)mod pi(z); pi(z) - minimal polynomial.

If as a business reason to choose k minimal polynomials PSCV (k<n), the data determined operating range

If A(z)∈Pslave(z)A(z) - resolved.

Pseudoorthogonal polynomials are orthogonal polynomials that have violated the orthogonality on several grounds

It is known that if pseudoorthogonal polynomials broken orthogonality control on the grounds that these polynomials are orthogonal polynomials nonredundant system grounds Pauline is premium threading system classes deductions

To obtain pseudoorthogonal polynomials will expand bases p1(z),...,pk(z) on r control bases pk+1(z),...,pk+r(z), and suppose orthogonal polynomialsas

The expression (1) defines values pseudoorthogonal polynomials that have violated the orthogonality test grounds.

According to Chinese theorem rests

the polynomial can be represented in the form

Then each summand of the expression (2) represents

whereorthogonal basis nonredundant system grounds PSCW.

Substituting equation (1) in the equality (3) and taking into account that during operation no output beyond the Pslave(z), we obtain

Therefore, justly

Thus, on the basis of expressions (5) and using the values pseudoorthogonal polynomials, defined by the equality (1), one can calculate the values of the residues on the test groundsaccording to

Then, on the basis of the received C is achene and values αk+1(z),...,αk+r(z)at the input device, error correction, it is possible to determine the difference according to the expression

If the difference is equal to zero, ie,

θk+1(z)=0,...,θk+r(z)=0,

the original polynomial A(z)∈Pslave(z) is permitted and does not contain errors. Otherwise, modular combination is prohibited. Then depending on the value defined by expression (7), corrects errors, ie,

where (0,...,Δαi(z),...,0) - vector of errors modular code; Δαi(z) - depth error for the i-th module;

Let set extended Galois field GF(24), which outlines the following reasons:

p1(z)=z+1; p2(z)=z2+z+1, p3(z)=z4+z3+z2+z+1; p4(z)=z4+z3+1; p5(z)=z4+z+1,

where R1(z), R2(z), p3(z) - operating bases, p4(z), p5(z) - control base PSCW.

Then, according to expressionhave

Pslave(z)=z7+z6+z5+z2+z+1.

Full system grounds PSCW GF(24defined orthogonal bases:

B1(z)=z14+z13+z2 +z11+z10+z9+z8+z7+z6+z5+z4+z3+z2+z+1,

B2(z)=z14+z13+z11+z10+z8+z7+z5+z4+z2+z

B3(z)=z14+z13+z12+z11+z9+z8+z7+z6+z4+z3+z2+z

B4(z)=z14+z13+z12+z11+z9+z7+z6+z3,

B5(z)=z12+z9+z8+z6+z4+z3+z2+z.

Using the comparability of orthogonal bases and nonredundant full system operating range, we determine the values of orthogonal bases nonredundant system bases p1(z)=z+1; R2(z)=z2+z+1;p3(z)=z4+z3+z2+z+1. Then

Based on these values define all pseudoorthogonal polynomials for PSCW GF(24)given the impossibility of going beyond the operating range Rslave(z)=z7+z6+z5+z2+z+1. The values obtained are given in table 1.

Table 1
Pseudoorthogonal polynomials PSCW GF(24)
The basis PSCWPseudoorthogonal polynomial
(1, 0, 0, z3+z+1, z)
p2(z)=z2+z+1(0, 1, 0, z2+z+1, z3+1)
(0, z, 0, z3+z, z2+z+1)
(0, z+1, 0, z3+z2+1, z3+z2+z)
p3(z)=z4+z3+z2+z+1(0, 0, 1, z3+z2+1, z3+z)
(0, 0, z, z+1, z2+z+1)
(0, 0, z+1, z3+z2+z, z3+z2+1)
(0, 0, z2z, z3)
(0, 0, z2+1, z3+z2+z+1, z)
(0, 0, z2+z, 1, z3+z2+z+1)
(0, 0, z2+z+1, z3+z2, z2+1)
(0, 0, z3, z2, z+1)
(0, 0, z3+1, z3+1, z3+1)
(0, 0, z3+z, z2+z+1, z2)
(0, 0, z3+z+1, z3+z, z3+z2+z)
(0, 0, z3+z2, z2+z, z3+z+1)
(0, 0, z3+z2+1, z3+z+1, 1)
(0, 0, z3+z2+z, z2+1, z3+z2)
(0, 0, z3+z2+z+1, z3, z2+z)

If the polynomial A(z)∈Pslavethen true

1(z), α2(z), α3(z))=(α1(z), α2(z), α3(z), B1; *4(z), α*5(z))=(α1(z), α2(z), α3(z), α4(z), α5(z)),

where the left part of the equality represented on the working grounds p1(z), p2(z), p3(z), the middle part of the equality is obtained on the basis of expressions (6)and the right modular combination of basis p1(z), p2(z), p3(z), p4(z), p5(z) extended Galois fields GF(24)received at the input device for the correction of errors in polynomial system classes deductions using pseudoorthogonal polynomials. Then have a normalized value

Otherwise

The result shows that the received input of the modular combination of A(z) contains an error that must be subjected to correction. Table 2 presents the values of the error vector (0,...,Δαi(z),...,0) - modular code for different values of the error syndrome for PSCW GF(24).

Table 2
The values of the error vector modular code field GF(24)
The basis PSCWThe value of the vector of error
; 4(z)θ5(z)
00(0, 0, 0, 0, 0)
z3+z+1Z(1, 0, 0, 0, 0)
z2+z+1z3+1(0, 1, 0, 0, 0)
z3+zz2+z+1(0, z, 0, 0, 0)
z3+z2+1z3+z(0, 0, 1, 0, 0)
z+1z2+z+1(0, 0, z, 0, 0)
zz3(0, 0, z2, 0, 0)
z2z+1(0, 0, z3, 0, 0)
10(0, 0, 0, 1, 0)
z0(0, 0, 0, z, 0)
z20(0, 0, 0, z2, 0)
z30(0, 0, 0, z3, 0)
01(0, 0, 0, 0, 1)
0Z(0, 0, 0, 0, z)
0z2(0, 0, 0, 0, z2)
0z3(0, 0, 0, 0, z3)

In the extended Galois field GF(24you can use the generic article number system with bases

Then

From the equation (9) shows that if A (z) ∈ Pslave(z), that is, ord A(z)<ord Rslave(z), then the older coefficients OPS, appropriate control grounds, must be equal to zero, that is,

and4(z)=0 and a3(z)=0

Otherwise, A(z) contains an error, therefore, for the detection and correction of errors must be calculated and4(z) and a5(z). Then the calculation of the senior coefficients OPS through the normalized trace is performed according to the expression

j=k+1,...,k+r;the constant recalculation of PCCW in OPS.

For the field GF(24with two reference bases p4(z)=z4+z3+1 and R5(z)=z4+z+1 have

The constant values of conversion are shown in tables 3 and 4.

Table 3
The constant values of the conversion module p4(z)
θ4(z)
1z2+z
Zz3+z2
z21
z3z

T the blitz 4
The constant values of the conversion module p5(z).
θ
θ41z3+z2+z
zz3+z2+z+1
z2z3+z2+1
z3z3+1
θ51z
zz2
z2z3
z3z+1

Imagine orthogonal bases in the form of coefficients OPS

If the orthogonal bases Ini(z) to get their views in the OPS, the result of the execution of the expression (10) determines the coefficients OPS

wherethe coefficients OPS i-th orthogonal basis taking into account the overflow (i-1)-th base. This multiplication deductions αi(z) to the corresponding coefficientsis the unit bitwise and, taking into account the excess of the module Pi(z) as the transfer senior to the ratio of OPS α i+1(z).

Given a polynomial A(z)=z6+z5+z4+z+1, which belongs to Pfloor(z)=zl5+1. Then in the code PSCW A(z)=(1, z+1, z3+z2+z+1, z3+z2+z, z3+z). We will use the expression (10) and valuesfrom tables 3, 4 for determining the coefficients OPS control bases p4(z) and R5(z).

Thus, for a polynomial A(z)=(1, z+1, z3+z2+z+1, z3+z2+z, z3+z) values of the older coefficients OPS is equal to:

a4(z)=0, a5(z)=0,

indicating the absence of the error.

Suppose that received combination error occurred on the first base and its depth is equal to Δa1(z)=1. Then we have:

A*(z)=(0, z+1, z3+z2+z+1, z3+z2+z, z3+z).

According to expression (1) and the data presented in table 1, we obtain the following pseudoorthogonal polynomials Ai(z):

A1(z)=(0, z+1, 0, z3+z2+1, z3+z2+z);

A2(z)=(0, 0, z3+z2+z+1, z3, z2+z).

Using the expression (6) determine the values of the residuals on control basis:

According to expression (7) is defined:

θ4(z)=(z3+z2+z-z2+1)mod(z4+z3+1)=z3+z+1;

θ5(z)=(z3+z-z3)mod(z4+z+1)=z.

Thus

± 4(z)=z+z3+z2+z2+z=z3

α5(z)=z3+1+z3+z2+z+1+z+z3+z2+z+z2=z3+z2+z

Table 5
The dependence of the values of the coefficients OPS location and depth errors for the field GF(24)
The magnitude of the errorThe coefficients OPS
a4(z)a5(z)
Δα1=1z3z3+z2+z
Δα2=1

Δα2=z
z3+z+1z3+z2
z3+z2+zz3+z
Δα3=1

Δα3=z

Δα3=z2< / br>
Δα3=z3
z2+1z3+z2+z
z3+zz3+z2+z+1
z3+z2z3+z2
1z3+z
Δα4=1

Δα4=z

Δα4=z2< / br>
Δα4=z3
z2+zz3+z2+z
z3+z2z3+z2+z+1
1z3+z2
Zz3+z+1
Δα5=1

Δα5=z

Δα5=z2< / br>
Δα5=z3
0z
0z2
0z3
0z+1

From table 5 in accordance with the α4(z)=z3and α5(z)=z3+z2+z is selected the error rate, which is formed with A*(z)=(0, z+1, z3+z2+z+1, z3+z2+z, z3+z), which equals A(z)=(1, z+1, z3+z2+z+1, z3+z2+z, z3+z).

Error in modular code fixed.

The technical result of the invention is the provision of improved performance and correction of errors.

Increased performance is achieved in that the device comprises a positional accumulating adder whose output is the output of the device, and the synchronization unit containing the memory block is constant, the group of items, shift register, a group of inputs which is the input device, and a control input connected to the first output of the synchronization unit, the first inputs of elements And groups merged and connected to you is an ode LSB shift register, and second inputs connected to the corresponding data outputs of the memory block constants, the control input of which is connected to the second output of the synchronization unit, the outputs of the elements And groups connected to the corresponding inputs positional accumulating adder.

Figure 1 shows the structure of the device for converting the number of PCCW in the positional correction code errors.

The device comprises a shift register 1, the synchronization unit 2, unit 3 memory constants, a group of items And 4, the positional accumulating adder 5, input 6 device block 7 error is detected, block 8 storage of data, corrective modulo two 9, the output 10 of the device.

The number in the code PSCW through the inlet 6 is recorded in the shift register 1, which is a set of sub-registers for storing deductions for each of the grounds PSCW. In the future, the case 1 is considered as a single register, the contents of which in each step moves to the right towards the "younger" digits by one digit.

Unit 3 memory constants containsconstant bit

The operation of the device occurs in cycles. Each bar is issuing another constant of the memory block constants 3 value 2i-1·Bjiin the case of open items And group the s - adding it to the content positional accumulating adder 5 working modulo p, and shift the source code of the number in register 1 by one digit to the right. The operation ends after m clock cycles and does not depend on the value of the original number. The time of operation of the known device depends on the number and ranges from 0 to R.

Concurrently with entering the number in the code PSCW on the shift register, it goes to the block error detection 7, where the error is detected on the trail of a polynomial. If the number is correct, its trace is normalized and equal to zero. Otherwise, it is not equal to zero and the input of corrective modulo two 9 comes Δcorpreviously listed in block 8 data storage. In a correction modulo two 9 is the sum modulo two of the values A* and Δcortherefore, on the output device 10 receives fixed combination.

Thus, the introduction of the device unit 7 error is detected, block 8 data storage and corrective modulo two 9 allows the classical way, and with the help of minimal polynomials not only detect, but also to correct the error.

Unit 7 error detection is a three-layer neural network (figure 2). The input layer consists of 15 neurons, distributed according to the dimension of the bit grid modules-1-2-4-4-4. These neurons carry out the bifurcation of the input vector ((α1(z), α2(z), α3(z), α4(z), α5(z)), represented in binary form. Moreover, neuron 11 is designed for the distribution of zero dischargefirst base. Neurons 12, 13 are designed to distribute zeroand the firstbits of the second base, respectively. Neurons 14-17 are used for reception and distribution,,andbits of the third base respectively. For redistribution zerothe firstthe secondand the thirdbits of the fourth Foundation of the p4(z) are the neurons 18, 19, 20, 21, respectively. Neurons 22, 23, 24, 25 are used to receive zerothe firstthe secondand the thirdbits of the fifth Foundation of the p5(z), respectively.

The second layer is designed to calculate the normalized footprint and consists of eight neurons, distributed in soo is Ted dimensionality bit nets coefficients (α i(z), i=4,5) OPS 4-4. Neurons 26-33 of the second layer performs a basic operation of summing modulo two values of the bits of the outputs of the respective neurons of the first layer, and the neuron 26 of the second layer receives signals from the neurons 11, 12, 14, 15, 18 input layer to neuron 27 of the second layer with neurons 11, 12, 13, 15, 16, 19 input layer to neuron 28 of the second layer with neurons 12, 14, 17, 20 input layer to neuron 29 of the second layer with neurons 11, 13, 14, 21 input the layer. These four neuron of the second layer are used to calculate the constants conversion θ4. The neuron 30 second layer receives signals from the neurons 12, 13, 15, 17, 22 input layer to neuron 31 of the second layer with neurons 11, 13, 14, 15, 17, 23 input layer to neuron 32 of the second layer with neurons 13, 15, 24 input layer to neuron 33 of the second layer with neurons 12, 14, 16, 25 of the input layer. These four neuron of the second layer are used to calculate the constants conversion θ5.

The third layer is used to evaluate senior coefficients OPS and also consists of eight neurons, distributed in accordance with the dimension of the bit nets coefficients (αi(z), i=4,5) OPS 4-4. Neurons 34-41 third layer performs the basic operation of summing modulo two values of the bits of the outputs of the respective neurons of the second layer, and the neuron 34 of the third with the HHS receives signals from the neuron 28 of the second layer, the neuron 35 of the third layer with neurons 26, 29 of the second layer, neuron 36 of the third layer with neurons 26, 27 of the second layer, neuron 37 of the third layer with neuron 27 of the second layer. These four neuron of the third layer are used to calculate OPS and4. The neuron 38 of the third layer receives signals from the neurons 27, 33 of the second layer, neuron 39 of the third layer with neurons 26, 27, 30, 33 of the second layer, neuron 40 of the third layer with neurons 26, 27, 31 of the second layer, neuron 41 of the third layer with neurons 26, 27, 32 of the second layer. These four neuron of the third layer are used to calculate OPS and5.

The output signal of the third layer are received at the inputs of the block 8 data storage.

1. A device for converting the number of polynomial system classes deductions in the positional correction code errors containing positional accumulating adder, the synchronization block, the memory block is constant, the group of items, shift register, a group of inputs which is the input device, and a control input connected to the first output of the synchronization unit, the first inputs of elements And groups merged and connected to the output LSB shift register, and the second inputs connected to the corresponding data outputs of the memory block constants, the control input of which is connected to the second output unit Singh is oneseli, the outputs of the elements And groups connected to the corresponding inputs positional accumulating adder, wherein the inputs of block error is detected, the input of which is connected to the input device, the output unit error is detected connected to the inputs of the block data storage, which is designed to store the dependencies of the values of the coefficients of the generalized article system from the location and depth errors for a given Galois fields, inputs corrective modulo two is connected to the output of the block data storage and outputs positional accumulating adder, the output adjustment of the modulo two is the output device.

2. The device according to claim 1, characterized in that the block error detection is a three-layer neural network, the input layer which contains fifteen neurons, the second layer with eight neurons in the third layer with eight neurons and the inputs of the first neuron of the second layer are connected to the outputs of the first, second, fourth, fifth, eighth neurons in the input layer, and its outputs connected to the inputs of the second, third, sixth, seventh, eighth neurons of the third layer; the inputs of the second neuron of the second layer are connected to the outputs of the first, second, third, fifth, sixth, ninth neurons in the input layer, and its outputs connected to input what am third, fourth, fifth, sixth, seventh, eighth neurons of the third layer; the inputs of the third neuron of the second layer are connected to the outputs of the second, fourth, seventh, tenth of neurons in the input layer, and its outputs connected to the inputs of the first, seventh, eighth neurons of the third layer; a fourth inputs of the neuron of the second layer are connected to the outputs of the first, third, fourth, eleventh neurons in the input layer, and its outputs connected to the inputs of the second, fifth, sixth, eighth neurons of the third layer; the inputs of the fifth neuron of the second layer are connected to the outputs of the second, third, fifth, seventh, twelfth neurons in the input layer, and its outputs connected to the inputs of the sixth neuron of the third layer; the inputs of the sixth neuron of the second layer are connected to the outputs of the first, third, fourth, fifth, seventh, thirteenth neurons in the input layer, and its outputs connected to the inputs of the seventh neuron of the third layer; the inputs of the seventh neuron of the second layer are connected to the outputs of the third, fifth, fourteenth neurons in the input layer, and its outputs connected to the inputs of the eighth neuron of the third layer; the inputs of the eighth neuron of the second layer are connected to the outputs of the second, fourth, sixth, sixteenth neurons in the input layer, and its outputs connected to the inputs of the fifth, sixth neurons of the third layer.



 

Same patents:

FIELD: computer engineering; specific modular processors functioning in polynomial check-off class systems.

SUBSTANCE: proposed device is designed for use in modular processor units functioning in polynomial check-off class system (PCCS) to compute orthogonal bases upon occurrence of modulo pi(z) failures in computer circuits and their elimination from processes of modular PCCS code conversion to binary positioning code. Device has its starting input 1, group of shift registers 2, synchronization unit 3, device output 4, group of orthogonal bases computing units 5, units 6 of three-input AND gates, modulo two adder 7, group of information inputs 8, and group of device control inputs 9. Newly introduced in device are group of orthogonal bases computing units and modulo two adder.

EFFECT: ability of maintaining serviceable condition on error occurrence due to structure reconfiguration.

3 cl, 2 dwg, 1 tbl

FIELD: computer science, possible use in computing devices functioning in system of remainder classes, and also communication equipment for transferring information in remainder classes system codes.

SUBSTANCE: device contains a group of constant memorizing devices, a group of registers, discharge-parallel modulus adder.

EFFECT: decreased volume of equipment and increased speed of operation when transforming a number from remainder classes system to positional code.

1 dwg

FIELD: computer science, possible use in systems for communication and processing of information, functioning in remainder classes system.

SUBSTANCE: result is achieved due to serial calculation of all digits of required representation of number, two decrease total volume of hard memory of device and exclude adder of large capacity.

EFFECT: decreased hardware costs of numeric transformer from system of remainder classes to positional binary scale of notation.

3 dwg, 1 tbl

FIELD: computer science.

SUBSTANCE: network has three neuron networks of end ring, first one performs operation for adding digits of numbers, second one performs multiplication operation, and third neuron network determines position characteristics of non-positional input code.

EFFECT: higher speed of operation, broader functional capabilities, lesser dimensions.

1 dwg

The invention relates to computer technology and can be used in digital computing devices, and devices for forming finite fields

The invention relates to computer science, designed to divide the numbers in modular number system (MSS) on one of its bases and can be used in digital computing devices

The invention relates to computer technology and is intended for use in a computing device operating in the system of residual classes (JUICE), as well as communication engineering for information transfer codes JUICE

The invention relates to automation and computer engineering and can be used in the design of devices for converting digital code number And in the system of residual classes (JUICE) in the voltage in units of pairing different items computational and information-measuring systems

The invention relates to computer technology and is intended for use in digital computing devices, and devices for forming finite fields

The invention relates to computer technology and can be used in digital computing devices, and devices for forming finite fields

FIELD: computer engineering, in particular, modular neuro-computer devices, possible use for determining errors in code structures of non-positional code of polynomial residue classes system, represented in extended Galois fields GF (2V).

SUBSTANCE: device contains three information inputs and two control inputs, block for computing interval polynomial, spectral analysis block, permanent memory device, correcting adder, and for correction of result spectral error finding and correcting method is used, and also the neuro-network basis.

EFFECT: lower hardware costs of detection and correction of errors in modular codes of polynomial residue classes system.

2 dwg

FIELD: computer engineering, possible use in digital computing devices for forming code series, creation of which is based on finite fields theory.

SUBSTANCE: device contains block for forming partial remainders, modulus multiplexers, modulus adders.

EFFECT: expanded functional capabilities due to creation of remainders by double modulus, by calculating partial remainders from polynomial powers with their following addition in acc to coefficients of polynomial powers.

3 dwg

Modulus multiplexer // 2299461

FIELD: computer engineering, possible use in digital computing devices, and also in devices for forming finite field elements.

SUBSTANCE: device contains multiplier, adders, inverters, constant multipliers, multiplexer.

EFFECT: expanded functional capabilities.

1 dwg

FIELD: computer engineering, possible use in digital computing devices, and also in devices for forming elements of finite fields.

SUBSTANCE: device contains adders, inverters, multipliers, multiplexer.

EFFECT: expanded functional capabilities due to expanded range of input number values.

1 dwg

FIELD: computer science, possible use in computing devices functioning in system of remainder classes, and also communication equipment for transferring information in remainder classes system codes.

SUBSTANCE: device contains a group of constant memorizing devices, a group of registers, discharge-parallel modulus adder.

EFFECT: decreased volume of equipment and increased speed of operation when transforming a number from remainder classes system to positional code.

1 dwg

FIELD: cryptographic method and chip-card for encoding information, methods for creating electronic signatures.

SUBSTANCE: at least one calculation step is performed, providing for realization of E operation of modular exponentiation in accordance to formula E=xd(mod p·q), where d and mod p·q are components of a secret key, while parallel represent first simple multiplier, q is second simple multiplier, d is level coefficient, and x represents base, while operation E of modular exponentiation is performed in accordance to Chinese theorem about remainders.

EFFECT: decreased amount of computing operations and machine time costs during simultaneous increase of level of data protection from unsanctioned access.

4 cl

FIELD: computer science, in particular, modular neuron-computer means.

SUBSTANCE: network has input layer of neurons, neuron network of end ring for determining number rank, neuron network of end ring for calculating remainder at base n+1, n-neuron networks of end ring for calculating scaled number, neuron network for calculating difference in numbers between input remainders and base remainder.

EFFECT: decreased volume of equipment, increased speed of numbers rounding and expanded functional capabilities.

1 dwg

FIELD: automatics and computer science, possible use for engineering of computing structures functioning in modular computation system.

SUBSTANCE: device has encoder, controlled phase shifter, harmonic signal generator, phase shifters for fixed phase value, device for measuring the phase of harmonic signal, multiplexer, commutator, amplitude detector and harmonic signal amplifier.

EFFECT: simplified construction of device.

3 dwg

FIELD: computer science, possible use for engineering of signals processing microprocessors, and of digital filters.

SUBSTANCE: device uses neural-network technologies and polynomial residuals system, wherein as system base minimal polynomials pi(z), where input=1,2,...,n, are utilized, determined in expanded Galois fields GF(2V), while device has clock counter, two blocks for calculating sums of paired results of multiplication by arbitrary base, error correction block, modular adder and block for calculating sums of paired results of multiplication based on control base.

EFFECT: decreased hardware requirements, improved speed of operations.

2 dwg, 3 tbl

FIELD: computer science.

SUBSTANCE: device has harmonic signal generator, controlled phase changers, means for measuring phase of harmonic signal, phase changers for fixed phase values, transformers of binary number code to unary in accordance to first and second sub-modules, coder and table calculation means.

EFFECT: lower costs.

3 dwg

FIELD: computer engineering, possible use in modular neuro-computer systems.

SUBSTANCE: in accordance to invention, neuron network contains input layer, neuron nets of finite ring for determining errors syndrome, memory block for storing constants, neuron nets for computing correct result and OR element for determining whether an error is present.

EFFECT: increased error correction speed, decreased amount of equipment, expanded functional capabilities.

1 dwg, 3 tbl

Up!