Frame synchronization method

FIELD: electric and radio communications; frame synchronization receiving devices of digital message transmitting and intercepting systems.

SUBSTANCE: proposed method includes sequential search at single-bit shift, identification of concentrated sync groups in group digital stream, and formation of responses when identifying concentration sync groups on tested clock intervals, and measurement of time intervals between sequential moments of responses across concentrated sync group identifier in terms of clock intervals. Primary sample of N ≥ 3 time intervals is accumulated. Secondary samples of time intervals between moments of first, second, through (N + 1)th reference responses, respectively, and arrival moments of all other primary-sample responses are calculated. Maximal common dividers of probable combinations of two or more time intervals are calculated and particular lines (spectrums) of distribution of maximal common dividers whose values exceed lower boundary of region of probable group signal cycle lengths are formed in the framework of secondary time interval samples. Integrated spectrum of maximal common divider values is formed by summing up all particular maximal common divider spectrums. Regular sequence of true integrated sync group responses is detected by fact of coincidence of maximal common dividers in integrated spectrum whose quantity exceeds desired threshold, and coincidence point abscissa of maximal common dividers is assumed as cycle length. True concentrated sync group responses are identified in primary implementation of stream by serial numbers of particular maximal common divider spectrums wherein we see multiple coincidences of maximal common dividers with found cycle length. Clock interval of group-signal next cycles commencement is predicted. Concentrated sync group responses appearing at predicted clock intervals are assumed as frame synchronization pulses. Decision on input in and output from frame synchronization mode is taken by composite "k/m-r" criterion.

EFFECT: enlarged functional capabilities due to affording frame synchronization in absence of a priori data on group-signal cycle length without impairing noise immunity.

1 cl, 9 dwg

 

The invention relates to electro - and radio and can be used in the receiving device sync cycles of transmission and interception of discrete messages.

There is a method of frame synchronization, comprising the sequential search concentrated singlegroup (SHBG) when a single-bit shift, the formation of the responses in the recognition of SHBG, discrete accumulation of responses within the known cycle length of NCclock intervals (TI) for testing the Recognizer SHBG analyzed the sequence of binary symbols in several cycles of group signal, and the decision sought MINUTE, which corresponds to the position of synchronism, take the discovery on this TEE to the greatest number of responses [1. Koltunov M.N., Konovalov, GV, leaf monkeys THE Sync cycles in digital communication systems. M: Communications, 1980, p.40].

The disadvantage of this method is limited to the area of effective application, because it allows you to set cyclic synchronization, provided that the synchronization signal is present from the beginning of the observation interval (processing) of the binary sequence. When this condition is not fulfilled, this method is characterized by a high level of false alarm for the waiting time of the flow response of the true signals.

Known methods for the absolute frame synchronization, including incremental search SHBG when one-bit shift, the formation of the responses in the recognition of SHBG, the weighted discrete accumulation of signals in the presence and absence of response SHBG. However, the weighted discrete signals accumulation consists in the following. If the j-th T the response of the detector SSG absent and the condition of the j-th drive the essence of the initial equal βj=-1, the j-th drive remain unchanged, or decrease by one when the state of the j-th drive βj≥0. If the j-th T the response of the detector SHBG appeared and the state of the j-th drive the essence of the initial equal βj=-1, the j-th drive is set to d≥0 or increase of d units in the state βj≥0. Here d is an integer equal to ]log Rl/log RCR[+1, where Rland RCR- clock the likelihood of false and pass the true responses in the recognition of SHBG, respectively; ]·[ - integer part of the number. As the decision on the temporary position of synchronism choose TI (known length of a cycle of NCT), from which the corresponding drive has reached the highest state by the end of the observation interval [2. Kisluk L.D. Optimization inertial device framing. - Problems of Radioelectronics, series TRS, 1972, issue 3, ñ.38, 39].

Known the first method is characterized by a low level of false alarms and allows unconditional cyclic synchronization with the delay clock for an indefinite number of cycles [1., p.42].

The disadvantage of this method is limited to the area of effective application due to the large amount of a priori and a posteriori data used in its technical implementation in the form of the corresponding logical unit [3. RF patent №2239953, IPC 7 H04L 7/08, 2004].

The need to establish frame synchronization occurs not only in situations where all of the settings group of the signal are known, but also in conditions of incomplete a priori information about the parameters of the group signal. So, for example, with the interception of digital communications is a key challenge showdown (definition) structure of SHBG group signal. Given the relatively small number of appropriate (effective) structures SHBG possible approach to solving this problem is the method of iteration structures SSG at conditional (trial) the cycle length associated with the detection of regular (periodic) flow response of the detector SHBG. The implementation of this methodological approach is the time required to search the unknown structure of SHBG can be significantly reduced if you use method frame synchronization invariant to the length of the loop group of the signal and to the conditions of his observations. However, among the known desired method frame synchronization is missing.

Furthermore, the method sync the tion, invariant to the length of the loop group of the binary signal, relevant for the purposes of unification of integrated sites systems transmission of discrete messages.

The present invention is the expansion of the effective application of the method for providing frame synchronization in the absence of a priori data about the length of the loop group of the signal without loss of noise immunity.

The problem is solved due to the fact that in the known method, including consistent with a single-bit shift search and recognition of concentrated singlegroup (SHBG) in the group digital stream, the formation in the recognition RESS responses to the tested clock intervals (TI), additionally measured in whole units TI and accumulate the values of N≥3 time intervals (VI) between successive positions of the responses in the form of primary sampling VI and compute the first, second, ..., (N+1)-th secondary sampling VI between the appearance of the first, second, ... (N+1)-th reference response, respectively, and the moments of occurrence of all other responses recorded implementation flow, calculated in the framework of a separate secondary samples VI is the greatest common divisor (GCD) of the possible combinations of two or more VI form for each secondary sample VI private number distribution (range) values of the GBR, the value of which which exceeds the lower boundary of possible cycle lengths group signal, formed by summing all partial spectra combined spectrum of NOD and find a regular sequence of true responses RESS upon exceeding a predetermined threshold number of matching NODES, and evaluation cycle lengthstake the abscissa of the point of exceeding the detection threshold by number of matching nodes in the combined spectrum, ordinal numbers private spectra of NOD, in which there are multiple matches GBR found the length of cyclefind the sequence number T of the true responses of SHBG in the initial implementation of their thread and check their belonging to a discrete-time quantumusing assessmentand the last time a true response SHBG, predict T the beginning of the next cycle group signal, when projected on T the expected response SHBG take it during the last (time of arrival) the true response of SHBG and the frame synchronization pulse, the decision to enter the mode frame synchronization take when k≥2 responses RESS m≥k consecutive predicted T the beginning of new cycles, when niepojawienia response RESS on several r≥2 consecutive predicted T the beginning of new cycles accept the decision of the on login in the search mode matching.

Linear procedure of accumulation response of the detector SHBG and the analysis of the distribution of the results of the accumulation of these responses on the group (cycle) of NCTI used in the known method, replaced in the proposed method the procedure of the construction and the analysis of the statistical distribution of integer values non-parametric statistical greatest common divisor (GCD) of integers (whole units or less) random time intervals (VI) between the responses of the detector RESS.

Through selective properties of the statistics of NOD in distinguishing samples random time intervals flows with different discrete time (in this case the stream of false responses with a clock interval Twithsequence of binary signals and the flow of the true response of the detector RESS with a clock interval TC=NCTwith(NC>10), equal to the length of the loop group of the signal), is based on the joint detection of the flow of the true responses of SHBG and evaluation cycle length group signal in the presence of false responses RESS.

The result opened the realization of the true flow responses SHBG using the estimates obtained length of the cycle performed by prediction T (moments) of the beginning of new cycles of group signal. The responses of SHBG, which appear on the predicted TI is the tsya frame synchronization pulses. The processing flow of impulses frame synchronization crucial node in accordance with known rules [1] provides the definition of the moments of the input mode and output mode frame synchronization.

In more detail the merits of the proposed method frame synchronization consider using the time charts shown in figure 2, 3, and simulation results on the computer, is shown in figure 4.

Let the observed realization of the random stream response of the detector RESS ϕ[n] discrete-time tn=nTcn=1, 2, ... (figa), consisting of five true response SSG№1, 3, 5, 7, 9 when one pass response SHBG, and four false response of the detector RESS No. 2, 4, 6, 8, formed as a result of a coincidence of information signals with singlegroup.

The working information for the proposed method frame synchronization are measured in integer units of T time slots (TS) between successive discrete positions of the response of the detector SHBG. The integer values of the eight VI, the components of the primary selection, recorded in the zero line of the table shown in figure 3.

The values VI primary sampling the calculated first, second, ..., eighth secondary sampling VI measured in two directions ("in the past" and "future") with respect to which omenta (T) of occurrence of respectively the first, second, ..., ninth reference response to times of occurrence for each response recorded the implementation of the thread ϕ[n]. Integer value VI of the first, second, ..., ninth secondary samples recorded in the appropriate row of the table (figure 3).

Within each secondary sample of eight VI performed the search of possible combinations of two or more VI and for each combination of VI is determined NOD their values.

The results of the separate secondary processing of samples VI-generated private spectra integer GCD (figa, b, C, ..., C, and). At the same time establishing joint range of values of the GBR by summing left truncated private spectra values of NOD≥NCH(FIGC), where NCH- the minimum possible length of the loop.

Upon exceeding a given threshold (in our example, Nthen=15) number of matching values of the GBR in the joint spectrum decision on the joint detection of a regular series of response of the detector SHBG and evaluation cycle lengthsgroup signal. Further, according to the serial numbers of private spectra which showed multiple coincidence of the values of the GBR assessment cycle lengthsfind the true response of the detector SHBG verify they belong to the same discrete-time quantum . In this example, these are the responses numbered No. 1, 3, 5, 7, 9.

On the basis of the excavated implementation flow the true response of the detector SHBG using the found cycle lengthsthe predicted sequence number T the beginning of a new cycle group signal relative to the moment of occurrence, for example, the last time the fifth true response 9 (pigv)

where ncor- correction value relative discrete time nCRequal to n19to "bind" it to zero when it is the last time of opening of the true response syndrome (figb).

In case of occurrence of the forecasted TI (pigv) response RESS No. 11 take it for the frame synchronization pulse (high). The decision to enter into a state of frame synchronization accept when k≥2 responses to m≥k predicted in a row T the beginning of new cycles of group signal. When niepojawienia response RESS on several r≥2 consecutive predicted T the beginning of new cycles taken the decision to withdraw from the state of frame synchronization (or about entering the search mode frame synchronization by the accumulation of new sampling VI).

Thus, in the proposed method cycle synchronization is carried out in the lack of the AI priori data about the length of the loop group of the signal. The cycle length in units of T is determined during processing VI using statistics of NOD, which in relation to their integer values shows the potential (maximum) immunity [4. Anisin A.S. Baturin CREATING the Algorithm estimates the clock interval of the random stream of events with discrete time. Technikal (Log) 2002, No. 10, s-77].

The proposed method frame synchronization satisfies the criterion of "novelty", because the results of the applicant's analysis of the unique prototype revealed no signs identical with all the essential features of this invention.

The proposed method frame synchronization involves an inventive step, because of the published scientific data and known technical solutions [5. RF patent №2230331, IPC 7 G01R 23/02, H04B 17/00, 2004] is not obvious that the claimed combination of physical and mathematical operations performed by known methods in the process of realization of the random stream of responses SHBG, allowing synchronization in the absence of a priori data about the length of the loop group of the binary signal in integer units of his TEE.

In the proposed method, in contrast to the known [4, 5]used a uniform (standard) statement of computation of the GCD of integers [6. Bronstein, I.N., Semendjajew To. The. Handbook of mathematics, ed. 8th, M.: Fizmatgiz, 1959].

The proposed method frame synchronization is industrially applicable, because its technical implementation is possible by using standard logical and structural elements of discrete and computational techniques.

Figure 1 shows a structural diagram of a device that implements the claimed method, figure 2 - timing diagram explaining the method and the device in figure 3 - table of primary and secondary samples VI in units of T, figure 4 - private and joint distributions (spectra) values NOD, obtained by processing the input implement stream of responses.

A device that implements the claimed method contains (1) Recognizer SSG, block 2 jobs of size of the primary sample of N VI, item ILI, 4 meter VI, the transmitter 5, a timer 6, a comparator 7 binary element I8, the element ZAPRET and decisive node 10. When this signal input HS (group signal) device is connected with the corresponding input of the Recognizer SSG, the output of which is connected to the input of block 2 set sample size VI, the output of which is connected to the input of the start timer 6 and through the element ILI connected to the input of the meter 4 WEE, bit output of which is connected to the bit input of the transmitter 5, the first bit output of the transmitter 5 is connected to bit the speed correction of the timer 6, bit output of which is connected to the first input of the comparator 7, the second bit input of the comparator 7 is connected to the second output of the transmitter 5, and the output of the comparator 7 is connected with the joint direct input element ZAPRET and the first input element I8, the output of which is the output of the clock pulses and connected with the second input element ILI and the first input of the decision making node 10, the second input is connected to the output element SEPRAT, an inverse input of which is combined with the second input element I8, is connected to the output of the Recognizer SSG, the clock input T of the detector SSG United with the same input device 4 meter VI and timer 6. Unit 2 has bit the reference input of size N sample VI, while the crucial node 10 has output 1 display mode synchronization and output 2 display search mode synchronism with the 2 crucial node 10 is connected to the input of the start of block 2 set sample size VI.

A device that implements the proposed method works as follows. The sequence of binary signals in parallel with the flow of clock pulses are received at the respective inputs of the detector SSG, which, through a sequence of (moving) search with one-bit shift, forms the true and false responses SHBG. The flow of feedback from the output of the Recognizer SG is fed to the input of block 2 is adania sample size VI. From the output of block 2 series of (N+1) response of the detector SSG through the element ILI to the input of the meter 4 VI. The first response series starts the timer 6, which provides the relative discrete time operation of the device in units of TI. Meter 4 VI binary outputs integer values VI between successive positions of the response series size N bit input of the transmitter 5. Based on the primary sample of N VI computer 5 according to the rule of summation of the values of the corresponding VI primary sampling generates (N+1) secondary samples VI. For each combination of two or more separate VI secondary samples the transmitter 5 finds the GCD of their values. Under a separate secondary samples VI the transmitter 5 generates private spectra values GCD (figa, b, C, ..., C, and). Private spectra of NOD the transmitter 5 generates a merged range (FIGC) and upon exceeding a predetermined threshold Nthen=15 number of matching NODES, whose values exceed the lower boundary of the NCH=10 area expected length of the cycle group signal, decides about the discovery of a regular sequence of true responses SHBG. Thus, the abscissa of convergence of the NODES in the combined spectrum, in which (point) occurred above a threshold of Nthenthe number of matching NOD>NCHtaken is its estimate of the length of the loop group of the signal.

Ordinal numbers of secondary samples VI, when processed by the coincidence of the values of the GBR was at the point with abscissa found the length of the cycle, the computer 5 determines the sequence number of true responses SSG (figb). The binary code of ncorrelative discrete time, for example, the last at the time of autopsy (ninth) the true response of SHBG, the transmitter 5 generates the input to the correction of the timer 6. Subtracting from the code of the current state of the timer 6 correcting code relative discrete time, the transmitter 5 provides the current time of operation of the device for opening the last of the true response of SHBG. Code corrected current time of the timer 6 is supplied to the first input of the comparator 7, the second bit input code which is present projected T the beginning of a new cycle of nCR=NC. At the moment of equality of binary codes at the two inputs of the comparator 7 is formed a pulse signal of duration Twith(pigv)that enters the combined first and direct inputs of logic elements I8 and ZAPRET respectively. When matching the regular response of the detector SSG with predicted T the beginning of new cycles on the output of the element I8 is formed stream of pulses frame synchronization (Figg). Accordingly, the output element ZAPRET the stream is generated them is alsow, referring to the omission of the true response of the detector SSH on the predicted T (figd).

The flow of frame synchronization pulses from the output of the element I8 is fed to the first input of the decision making node 10, which in accordance with a specified criterion (rule) k/m produced the decision to enter the mode frame synchronization (wich decisive node 10). Simultaneously, the frame synchronization pulses through the element ELI is fed to the input of the meter VI, binary codes which are used in the transmitter 5 to generate code correction relative discrete time timer 6.

The stream of pulses from the output element ZAPRET (pigd) is supplied to the second input of the decision making node 10, in which the second part r of the composite criterion (k/m-r") the signal about the exit frame synchronization and the entrance to the search mode of synchronism (VIH). This signal starts the block 2 specify the size of the sample VI to write a new implementation of the flow response of the detector SSH.

Recognizer SSG can be built on the schema containing the shift register and the decoder [1, p.86, 4.1]. Block 2 jobs of size N of the sample is a known apparatus for forming a series (pack) of the (N+1) pulses of the incoming stream [A.S. 1520513, USSR, CL 4 G06F 7/58, 1989]. Meter 4 VI can be constructed by well-known scheme [Mir GY Electronic change is possible. M.: "Energy", 1983, s]. As the transmitter 5 can be used by the microprocessor. The timer 6 is a binary time stamp counter circuit subtracting the correction code relative (internal) time operation. The comparator 7 is known logical schema compare two binary codes. A crucial node 10 may be constructed according to the scheme containing the counters and logic gates [1, c.137, 138, RIS-6.8]. The remaining elements of the device are typical elements of discrete and computational techniques.

Thus, the proposed method frame synchronization is technically practicable and in comparison with the prototype can be used in the absence of a priori data about the exact length of the loop group of the binary signal. The claimed method is aimed at solving urgent tasks interception of discrete messages in conditions of a priori uncertainty about the parameters of the group of the binary signal in the presence of interfering factors, and can also be used in the development of the unified invariant to the length of the cycle) nodes synchronize transmission of discrete messages.

The method of frame synchronization, comprising the sequential when a single-bit shift search and recognition of concentrated singlegroup (SHBG) in the group digital stream, forming at opsn is the so called RESS responses to the tested clock intervals (TI), characterized in that measured in whole units TI and accumulate the values of N≥3 time intervals (VI) between successive positions of the responses in the form of primary sampling VI and compute the first, second,..., (N+1)-th secondary sampling VI between the appearance of the first, second,...(N+1)-th reference response, respectively, and the moments of occurrence of all other responses recorded implementation flow, calculated in the framework of a separate secondary samples VI is the greatest common divisor (IODINE) possible combinations of two or more VI form for each secondary sample VI private number distribution (spectrum) of NOD, values that exceed the lower bound of possible cycle lengths group signal is formed by summing all partial spectra combined spectrum of NOD and find a regular sequence of true responses RESS upon exceeding a predetermined threshold number of matching NODES, and evaluation cycle lengthstake the abscissa of the point of exceeding the detection threshold by number of matching nodes in the combined spectrum, ordinal numbers private spectra of NOD, in which there are multiple matches GBR found the assessment cycle lengthsfind the sequence number T of the true responses of SHBG in the initial implementation on the eye and check their belonging to a single discrete-time quantum using assessmentand the last time a true response SHBG, predict T the beginning of the next cycle group signal, when projected on T the expected response SHBG accept him for the last time of arrival of the true response of SHBG and the frame synchronization pulse, the decision to enter the mode frame synchronization take when k≥2 responses RESS m≥k consecutive predicted T the beginning of new cycles, when niepojawienia response RESS on several r≥2 consecutive predicted T the beginning of new cycles take the decision to enter the search mode of synchronism by the accumulation of new sampling time intervals.



 

Same patents:

FIELD: data processing in broadband radio communications and radio navigation.

SUBSTANCE: proposed method intended for use where reception of extended-spectrum data signals keyed by simulation-resistant pseudorandom nonlinear derivative sequences is always preceded by synchronization includes concurrent accumulation of periodic mutually correlated function values of signal segments arriving from output of dynamically matched adjustable filters with two standard sampling lines affording generation of random derivative, as well as determination of time step numbers of their mutual shift corresponding to delay synchronism. Then current delay of entire signal being received is found from combination of these time step numbers. Used as dynamically matched adjustable filters in search channels are acousto-electronic convolvers.

EFFECT: reduced time and hardware requirement for searching broadband delay signals characterized in high simulation resistance.

2 cl, 9 dwg

FIELD: technology for realization of cyclic synchronization of interference-resistant cyclic codes, in particular, cascade codes.

SUBSTANCE: in accordance to method, at transferring side one synchronization series is selected for N code words following one another, check section of code words is added with modulus two to appropriate section of aforementioned synchronization series. At receiving side received input series, consisting of several code words following each other, is divided onto original interference-resistant cyclic codes polynomial, producing a total of interference-resistant cyclic codes syndrome and synchronization series. By subtracting synchronization series from produced total, interference-resistant cyclic codes syndrome is selected. On basis of interference-resistant cyclic codes syndrome combination of errors in interference-resistant cyclic codes is computed and its weight is evaluated. On basis of error combination weight, trustworthiness degrees of code words following each other are computed. If total trustworthiness degree exceeds threshold value, decision about performing code cyclic synchronization of input series is taken.

EFFECT: increased interference resistance of cyclic synchronization.

2 cl

FIELD: digital communications, namely, engineering of devices for cyclic synchronization of digital information transfer systems with temporal compression.

SUBSTANCE: known device contains random-access memory device, adjustment and diagnostics device, phasing device and generator equipment. Cyclic evenness determining device is introduced to known device. Therefore, cyclic synchronization device provides cyclic synchronization of different digital transmissions, wherein synchronous combination is absent, while on positions at the end of cycle signals are transferred, filling sum of signals of appropriate digital transmission up to evenness.

EFFECT: expanded functional capabilities of device for cyclic synchronization.

2 cl, 3 dwg

FIELD: electric communications engineering, possible use in receiving cycle synchronization devices of systems for transmission of discontinuous messages.

SUBSTANCE: device contains synchronization signal recognition device, adder, block of shift registers, solving block, generator of cyclic impulses, counter of cycles, comparison block, counter of distorted synchronization impulses, counter of total number of synchronization impulses, AND element, counter of clock impulses, trigger, block for selecting maximal weight of response, threshold selection block, second threshold selection block, block for selection of counting coefficient, signal input, clock input and output of device. Synchronization signal recognition device contains shift register, detector of errors in synchronization group, generator of weight of response to synchronization signal. Solving block contains comparison block, memory block, subtraction block, comparison block, comparison counter, second AND element, third AND element, OR element. By means of second element AND, third element AND, and also element OR in synchronous mode, and also in case of synchronism failure, generation of synchronization signal is performed at output of solving block. Restoration of synchronism after failure and phasing of device for new position of cyclic synchronism is performed in case of occurrence of two events simultaneously: determining of new position of cyclic synchronization signal by solving block and detection of failure of cyclic synchronism by means of cycles counter, comparison block, threshold selection block and count coefficient selection block, because during regular repeating at certain information position of cycle of false synchronization group and random distortion of true synchronization group phase of cyclic impulse generator does not alter, thus causing no false synchronism failure.

EFFECT: increased interference resistance of device for cyclic synchronization.

4 dwg

FIELD: electric communications, possible use in receiving devices for synchronization by cycles of system for transferring discontinuous messages.

SUBSTANCE: device contains synchronization signal recognition device, forbidding element, first AND element, adder, shift registers block, generator of clock pulses, OR element, cycles counter, counter of distorted synchronization signals, block for selecting allowed number of distorted synchronization signals, block for selecting threshold, block for selecting counting coefficient, counter by exit from synchronization status, and also solving assembly, containing first comparison block, memory block, subtraction block, second comparison block, comparison counter, second AND element, third AND element, second OR element.

EFFECT: increased reliability of operation of device for synchronization by cycles due to excluded possibility of overflow of shift registers block in synchronous operation mode.

1 dwg

FIELD: digital data transfer systems for frame synchronization of correcting codes including noise-immune concatenated codes.

SUBSTANCE: proposed device for adaptive code frame synchronization has delay register 1, error detection assembly 2, decoder unit 10, counter 11, threshold unit 21, synchronizing-sequence generator 18, modulo two output adder 12, random-access memory 15, modulo two adder unit 16, number comparison unit 13, full adder 19, synchronization counter 17, error counter 14, and code converter 20. Error detection assembly is set up of two series-connected Huffman filters 3, 4 and syndrome register; each Huffman filter has register 6/7 and modulo two adder 8/9.

EFFECT: enhanced noise immunity.

1 cl, 1 dwg

FIELD: digital communications;

SUBSTANCE: proposed device is used for frame synchronization of digital time-division multiplex data transmission systems and incorporates provision for synchronizing data transmission class at dispersed sync combination of group signal and for implementing parallel search for synchronism. Device has first, second, and third random-access memories, storage register, decoder, distributor, generator equipment, phasing unit, flip-flop, first and second inverters, adjusting unit, first, second, and third inverters, first, second, third, fourth, and fifth AND gates, first and second OR gates.

EFFECT: enlarged functional capabilities.

1 cl, 2 dwg

FIELD: communications.

SUBSTANCE: device has control circuit, first input of which is connected to output of phase sign decoder, second input is connected to first clock input of device, third input is connected to second clock input of device, circuit OR, connected by its inputs to outputs of controlled system, and output of OR circuit is connected to third block for forming cyclic phasing signal, while the latter is made on basis of same circuit of logic numbers processing and consists of two numbers signals switchboard, arithmetic adder of two numbers, memory device, meant for recording K numbers, on basis of K data words, required for forming of cycle synchronization signal, AND match circuit, decoder, pulse counter, performing function of threshold element.

EFFECT: higher trustworthiness.

1 dwg

FIELD: digital communications.

SUBSTANCE: device has random access memory, adjusting device, synchronous combination decoder, phasing device, generator equipment, three commutators, signals distributor, time analyzer and signals remover.

EFFECT: higher reliability, higher effectiveness, higher interference resistance.

1 cl, 3 dwg

The receiver clock // 2242093
The invention relates to radio engineering

FIELD: digital communications.

SUBSTANCE: device has random access memory, adjusting device, synchronous combination decoder, phasing device, generator equipment, three commutators, signals distributor, time analyzer and signals remover.

EFFECT: higher reliability, higher effectiveness, higher interference resistance.

1 cl, 3 dwg

FIELD: communications.

SUBSTANCE: device has control circuit, first input of which is connected to output of phase sign decoder, second input is connected to first clock input of device, third input is connected to second clock input of device, circuit OR, connected by its inputs to outputs of controlled system, and output of OR circuit is connected to third block for forming cyclic phasing signal, while the latter is made on basis of same circuit of logic numbers processing and consists of two numbers signals switchboard, arithmetic adder of two numbers, memory device, meant for recording K numbers, on basis of K data words, required for forming of cycle synchronization signal, AND match circuit, decoder, pulse counter, performing function of threshold element.

EFFECT: higher trustworthiness.

1 dwg

FIELD: digital communications;

SUBSTANCE: proposed device is used for frame synchronization of digital time-division multiplex data transmission systems and incorporates provision for synchronizing data transmission class at dispersed sync combination of group signal and for implementing parallel search for synchronism. Device has first, second, and third random-access memories, storage register, decoder, distributor, generator equipment, phasing unit, flip-flop, first and second inverters, adjusting unit, first, second, and third inverters, first, second, third, fourth, and fifth AND gates, first and second OR gates.

EFFECT: enlarged functional capabilities.

1 cl, 2 dwg

FIELD: digital data transfer systems for frame synchronization of correcting codes including noise-immune concatenated codes.

SUBSTANCE: proposed device for adaptive code frame synchronization has delay register 1, error detection assembly 2, decoder unit 10, counter 11, threshold unit 21, synchronizing-sequence generator 18, modulo two output adder 12, random-access memory 15, modulo two adder unit 16, number comparison unit 13, full adder 19, synchronization counter 17, error counter 14, and code converter 20. Error detection assembly is set up of two series-connected Huffman filters 3, 4 and syndrome register; each Huffman filter has register 6/7 and modulo two adder 8/9.

EFFECT: enhanced noise immunity.

1 cl, 1 dwg

FIELD: electric communications, possible use in receiving devices for synchronization by cycles of system for transferring discontinuous messages.

SUBSTANCE: device contains synchronization signal recognition device, forbidding element, first AND element, adder, shift registers block, generator of clock pulses, OR element, cycles counter, counter of distorted synchronization signals, block for selecting allowed number of distorted synchronization signals, block for selecting threshold, block for selecting counting coefficient, counter by exit from synchronization status, and also solving assembly, containing first comparison block, memory block, subtraction block, second comparison block, comparison counter, second AND element, third AND element, second OR element.

EFFECT: increased reliability of operation of device for synchronization by cycles due to excluded possibility of overflow of shift registers block in synchronous operation mode.

1 dwg

FIELD: electric communications engineering, possible use in receiving cycle synchronization devices of systems for transmission of discontinuous messages.

SUBSTANCE: device contains synchronization signal recognition device, adder, block of shift registers, solving block, generator of cyclic impulses, counter of cycles, comparison block, counter of distorted synchronization impulses, counter of total number of synchronization impulses, AND element, counter of clock impulses, trigger, block for selecting maximal weight of response, threshold selection block, second threshold selection block, block for selection of counting coefficient, signal input, clock input and output of device. Synchronization signal recognition device contains shift register, detector of errors in synchronization group, generator of weight of response to synchronization signal. Solving block contains comparison block, memory block, subtraction block, comparison block, comparison counter, second AND element, third AND element, OR element. By means of second element AND, third element AND, and also element OR in synchronous mode, and also in case of synchronism failure, generation of synchronization signal is performed at output of solving block. Restoration of synchronism after failure and phasing of device for new position of cyclic synchronism is performed in case of occurrence of two events simultaneously: determining of new position of cyclic synchronization signal by solving block and detection of failure of cyclic synchronism by means of cycles counter, comparison block, threshold selection block and count coefficient selection block, because during regular repeating at certain information position of cycle of false synchronization group and random distortion of true synchronization group phase of cyclic impulse generator does not alter, thus causing no false synchronism failure.

EFFECT: increased interference resistance of device for cyclic synchronization.

4 dwg

FIELD: digital communications, namely, engineering of devices for cyclic synchronization of digital information transfer systems with temporal compression.

SUBSTANCE: known device contains random-access memory device, adjustment and diagnostics device, phasing device and generator equipment. Cyclic evenness determining device is introduced to known device. Therefore, cyclic synchronization device provides cyclic synchronization of different digital transmissions, wherein synchronous combination is absent, while on positions at the end of cycle signals are transferred, filling sum of signals of appropriate digital transmission up to evenness.

EFFECT: expanded functional capabilities of device for cyclic synchronization.

2 cl, 3 dwg

FIELD: technology for realization of cyclic synchronization of interference-resistant cyclic codes, in particular, cascade codes.

SUBSTANCE: in accordance to method, at transferring side one synchronization series is selected for N code words following one another, check section of code words is added with modulus two to appropriate section of aforementioned synchronization series. At receiving side received input series, consisting of several code words following each other, is divided onto original interference-resistant cyclic codes polynomial, producing a total of interference-resistant cyclic codes syndrome and synchronization series. By subtracting synchronization series from produced total, interference-resistant cyclic codes syndrome is selected. On basis of interference-resistant cyclic codes syndrome combination of errors in interference-resistant cyclic codes is computed and its weight is evaluated. On basis of error combination weight, trustworthiness degrees of code words following each other are computed. If total trustworthiness degree exceeds threshold value, decision about performing code cyclic synchronization of input series is taken.

EFFECT: increased interference resistance of cyclic synchronization.

2 cl

FIELD: data processing in broadband radio communications and radio navigation.

SUBSTANCE: proposed method intended for use where reception of extended-spectrum data signals keyed by simulation-resistant pseudorandom nonlinear derivative sequences is always preceded by synchronization includes concurrent accumulation of periodic mutually correlated function values of signal segments arriving from output of dynamically matched adjustable filters with two standard sampling lines affording generation of random derivative, as well as determination of time step numbers of their mutual shift corresponding to delay synchronism. Then current delay of entire signal being received is found from combination of these time step numbers. Used as dynamically matched adjustable filters in search channels are acousto-electronic convolvers.

EFFECT: reduced time and hardware requirement for searching broadband delay signals characterized in high simulation resistance.

2 cl, 9 dwg

FIELD: electric and radio communications; frame synchronization receiving devices of digital message transmitting and intercepting systems.

SUBSTANCE: proposed method includes sequential search at single-bit shift, identification of concentrated sync groups in group digital stream, and formation of responses when identifying concentration sync groups on tested clock intervals, and measurement of time intervals between sequential moments of responses across concentrated sync group identifier in terms of clock intervals. Primary sample of N ≥ 3 time intervals is accumulated. Secondary samples of time intervals between moments of first, second, through (N + 1)th reference responses, respectively, and arrival moments of all other primary-sample responses are calculated. Maximal common dividers of probable combinations of two or more time intervals are calculated and particular lines (spectrums) of distribution of maximal common dividers whose values exceed lower boundary of region of probable group signal cycle lengths are formed in the framework of secondary time interval samples. Integrated spectrum of maximal common divider values is formed by summing up all particular maximal common divider spectrums. Regular sequence of true integrated sync group responses is detected by fact of coincidence of maximal common dividers in integrated spectrum whose quantity exceeds desired threshold, and coincidence point abscissa of maximal common dividers is assumed as cycle length. True concentrated sync group responses are identified in primary implementation of stream by serial numbers of particular maximal common divider spectrums wherein we see multiple coincidences of maximal common dividers with found cycle length. Clock interval of group-signal next cycles commencement is predicted. Concentrated sync group responses appearing at predicted clock intervals are assumed as frame synchronization pulses. Decision on input in and output from frame synchronization mode is taken by composite "k/m-r" criterion.

EFFECT: enlarged functional capabilities due to affording frame synchronization in absence of a priori data on group-signal cycle length without impairing noise immunity.

1 cl, 9 dwg

Up!