Cascaded voltage amplifier (alternatives)

FIELD: power engineering.

SUBSTANCE: proposed cascaded voltage amplifier has two bridge circuits each incorporating two diodes and two capacitors. Outputs of bridge circuits are connected in phase opposition. Each output lead of either bridge circuit is connected to output diode. Interconnected leads of output diodes form first-stage output. Each output lead of bridge circuit is connected to one output lead of respective identical additional bridge circuit whose second output lead is connected to lead of additional output diode. Additional output diodes have their other leads connected to respective additional output diodes of other additional bridge circuit and to ripple capacitor to organize output of next stage. Input of each additional bridge circuit formed by interconnection of two diodes is connected through capacitor to respective input of bridge circuit. Output lead of next additional bridge circuit identical to first one and connected in same way as first additional bridge circuit to organize output of next stage is connected to output lead of each additional bridge circuit connected to additional output diode. As an alternative, each respective additional bridge circuit is connected across two diagonally opposite junctions of first output lead of first bridge circuit and second output lead of second bridge circuit, as well as second output lead of first bridge circuit and first output lead of second bridge circuit. Each additional bridge circuit has two diodes inserted in opposite arms of additional bridge circuit and capacitors are inserted in two other opposing arms, like-polarity diodes of bridge circuit and additional bridge circuit being connected cumulatively. Each output lead of second pair of diagonally opposite junctions of bridge circuit is connected to additional output diode, additional output diodes being interconnected in pairs through other leads. Interconnected leads of additional output diodes form output leads of next stage which are connected to ripple capacitor. Output of next stage is organized like that of first alternative.

EFFECT: enhanced multiplier efficiency for organizing several different voltage levels at output.

4 cl, 5 dwg

 

The proposed invention relates to electrical engineering and can find application in the power industry for a phased transition of the economy from the connection phase star connection phase “triangle” with the phased introduction of single-phase loads on the power supply from the proposed three-phase converters to eliminate capacitive variable component that occurs when the phases “star”, and consistent maintenance of uniform load phases in the operation of the networks. The invention can find application in industrial technology transformerless way of increasing voltage in cascade generators, electronics, industrial technology, medical instrumentation, elektroosmaticheskim devices.

The prior art known to the switched-capacitor arrangement of multiplication by A.S. 408436, 22.04.1974, which, as stated, contains two bridge circuits, each of which contains two valves and two capacitor. The connection point between the valves and the connection point of the capacitors forms the entrance of the bridge circuit, respectively, the point of connection of the valve with a capacitor to form the output of the bridge circuit. Bridge circuit inputs are connected in opposite phase, each output of each bridge circuit connected to the output valve, other findings which poprn the joint and connected to the smoothing capacitor.

The disadvantage of this scheme is that it generates a voltage of only one level.

The technical result of the claimed invention is to improve the efficiency of the multiplier with the ability to obtain several different voltage levels at the output.

This technical result is achieved by a cascade voltage multiplier includes two bridge circuits, each of which contains two valves and two capacitor. The connection point between the valves and the connection point of the capacitor are the input of the bridge circuit. Accordingly, the junction point of the gates with capacitors in each bridge circuit forming the output of the bridge circuit. Bridge circuit inputs are connected in opposite phase. Each output of each bridge circuit connected to the output valve. Other findings of the output valves are pairwise merged and connected to the smoothing capacitor. According to the invention the joint conclusions of the output valves form the output of the first cascade. Each output of the bridge circuit is connected to one output of the output of one similar bridge circuit, a second output which is connected to the additional output of the output valve. Additional output valves other terminals are connected with the corresponding additional output valves other additional the Oh of the bridge circuit and the smoothing capacitor, forming the output of the next stage. The input of each additional bridge circuit formed by joining two valves connected via a capacitor to the corresponding input of the respective bridge circuit, and gates of the same name the shoulders of the bridge and additional bridge circuits included under.

To the output of each additional bridge circuit connected with an additional outlet valve connected to the output pin following additional bridge circuit similar to the first, is also included as the first additional bridge circuit forming the output of the next stage.

You can connect any given number of such schemes with the formation of, respectively, a specified number of cascades, i.e. voltage levels.

On the second version of the technical result is achieved by a cascade voltage multiplier includes two bridge circuits, each of which contains two valves and two capacitor. The connection point between the valves and the connection point of the capacitor are the input of the bridge circuit. Accordingly, the point of connection of the valve with a capacitor to form the output of the bridge circuit. Bridge circuit inputs are connected in opposite phase. Each output of each bridge circuit connected to the output valve. Other findings of the output valves are pairwise merged and connected the with the smoothing capacitor. According to the invention the joint conclusions of the output valves form the output of the first cascade. To the first output to the first output of the bridge circuit and the second output to the second output of the bridge circuit and the second output to the first output of the bridge circuit and the first output second output of the bridge circuit (diagonal) connected by one bridge circuit. Each additional bridge circuit contains two valves, which are included in the opposite shoulders more of the bridge circuit, the other two opposite shoulder which capacitors are included, and the valves of the same name the shoulders of the bridge circuit and an additional bridge circuit is included under. Each output of the second additional diagonal of the bridge circuit is connected with an additional outlet valve, while the complementary output gates respectively in pairs combined with other findings. The combined findings of the additional output valve output form the conclusions of the next stage, which is connected with the smoothing capacitor.

To the output of each additional bridge circuit connected with an additional outlet valve connected to the output pin following a similar first additional bridge circuit included similarly to the first bridge circuit. This produces the output SL is blowing cascade.

You can connect any given number of such schemes with the formation of, respectively, a specified number of cascades, i.e. voltage levels.

Figure 1 shows a diagram of the first stage.

Figure 2 - the first version of the cascade voltage multiplier.

Figure 3 - the second variant of the cascade voltage multiplier.

Figure 4-5 shows graphs explaining the operation of the cascade voltage multiplier respectively by the first and second options.

Scheme the first stage consists of two bridge circuits, each of which contains two valves D1, D2 and D3, D4 and two condensers C1, C2 and C3, C4. The point of connection of valves and a connection point of the capacitor are the input of the conclusions of the bridge circuits. Bridge circuits are connected to input pins opposite phase input and output, formed by the connection of valves D1 and D2, the first bridge circuit is connected to the input output of the second bridge circuit formed by the connection of the capacitors C3 and C4, and forms the input output 1 voltage multiplier. Input the first output of the bridge circuit formed by the connection of the capacitors C1 and C2, is connected to the input output of the second bridge circuit formed by the connection ventila D3 and D4, and forms the input output 2 voltage multiplier. Input findings connected to a power source, for example, the winding of the generator.

Each is output 3, 4, 5, 6 of the bridge circuits is connected with the corresponding output gate D5, D6, d, d, and valves D5, D6 are included in accordance with gates D1 and D2, respectively, and valves d, d accordance with valves D3 and D4. Valves D5, D6, d, d other conclusions are pairwise merged: D5 with d and D6 with d, forming the output of the first cascade. To it is connected a smoothing capacitor.

On the basis of the scheme is based cascade diagram of the multiplication.

In the first case (figure 2) to each of the output side of the bridge circuits connected to one of a similar bridge circuits D9, D10, C13, C14; D11, D12, C15, C16; d13, d, C17, C18, and D, D16, C19, C20. The connection is carried out as follows. To the output 3 is connected scheme D9, D10, C13, C14. The connection point of the gate D10 and capacitor C14, forming output 21 is connected to the output pin 3 of the bridge circuit. The connection point of the gate D9 with capacitor C13, forming the output 17 is connected to the output an additional output of gate D. The connection point of the gates D9 and D10, forming the output 9, two capacitor C7 and C5 are connected with the first input output 1 bridge circuits. Similarly to the output 4 of the first bridge circuit is connected bridged D11, D12, C15, C16. And to output 4 connected to the connection point of the gate D11 and capacitor C15, forming output 22. Point C is the Union of two valves D11 and D12, forming pin 10 through capacitors C6, C8, connected to input pin 1 of the bridge circuits. The connection point of the gate D12 and capacitor C16, forming output 18 is connected to output additional output of gate D. Similarly connected to the output terminal 5 of the second bridge circuit with additional bridge d13, d, C17 and C18 and the output pin 6 with additional bridge D, D16, C19 and C20. This weekend conclusions 19 and 20 of said additional bridge circuits connected to the additional output valves D19 and D20. Additional output valves are pairwise merged D with D19, and D with D20 with the formation of the second output stage 25 and 26, to which is also connected a smoothing capacitor.

To the output pins 18, 20, 17, 19 each additional bridge circuit of the second cascade is possible to connect any given number of similar bridge circuits to change the multiplier voltage.

In the second case (figure 3) to the output 4 and output terminal 5, respectively, the first and second bridge circuit is connected bridged D9, D11, C5, C7. This scheme contains the opposite shoulders valves D9 and D11, and in others the opposite shoulders of the capacitors C5 and C7. Specified additional bridge circuit connected to the output pins 5 and 4, one diagonal, i.e. pins 9, 1 still the way the valves in the same shoulders included under, namely D9 with D3 and D11 with D2.

Other weekend conclusions 13, 15 additional bridge circuit is connected with the conclusions of the additional output valves d13, D respectively.

To the output pins 3 and 6 respectively of the first and second bridge circuit is connected bridged D10, D12, C6, C8 similar bridge circuit D9, D11, C5, C7. One diagonal of this bridge circuit connected to the output pins 10, 12 to the output pins 3 and 6 of the first and second bridge circuit, and to the other diagonal, respectively conclusions 14, 16 connected some conclusions additional output valves d, D16, respectively.

Additional output valves d13, D, d, D16 other conclusions are United in pairs, namely, d13 to D16 and D with d, forming the outlet 17 and 18 of the next stage, which is connected with its smoothing capacitor. These additional bridge circuit output diagonal can be attached similar to the following additional bridge circuits for the education of the next cascade that allows you to generate a voltage with a specified level.

The proposed cascade scheme works as follows. In the first half charged capacitors C2 and C3, respectively, through diodes D2 and D3 to the voltage of the power source. In the following the half-life of these capacitors are discharged to the load, with the formation of a chain of series-connected capacitors C2, C3 and source. At the same time the charge of the capacitors C1 and C4 through the diodes D1 and D4. The process of charge-discharge is repeated. The output of the first stage forms a voltage with a DC component equal to twice the amplitude of the voltage source and a pulsating component with an amplitude equal to the amplitude of the voltage source and the doubled frequency.

In the next stage of the forming voltage is as follows. At the time of discharge of the capacitors C2, C3 is the charge of the capacitors C6, C8 and C11, C9 to double the voltage. In the following half-cycle is the charge of the capacitors C15, C16 and C17, C18. Discharge to the load carried by the circuit C2, C15, C16, D, the load of the second cascade, D19, C17, C18, C3, source. Since the capacitors C17, C18 and C15, C16 charged up to double the voltage, the load generated voltage having a DC component, which is the sum of the voltages of the capacitors C17, C18, C3, C2, C15, C16, equal to six times the amplitude of the voltage source, and a pulsating component with an amplitude equal to the amplitude of the voltage source and the doubled frequency. Similarly, work in the other half cycles of the other two schemes of this cascade: D9, D10, C13, C14 and D, D16, C19, C20. On the next cascade than the ranks is the voltage having ten times the DC component and the pulsating component.

Cascading scheme according to the second embodiment is as follows. The first cascade circuit is open and the first option. In each subsequent cascade additionally, the discharge circuit on the load includes two capacitor, for example C5, C7. Thus, in each subsequent stage of the constant voltage component increases by an amount equal to twice the amplitude voltage of the power source.

4 shows a graph explaining the operation of the cascade voltage multiplier of figure 2

The graph in the area and displays the generated capacitive charging potentials taken from plots additional bridge circuits;

in area b displays the generated capacitive charging potentials taken from the conclusions of the United optional output valves without the smoothing capacitor.

Curve 1, charged with V.1 relatively Vol.2 circuit is a sine wave.

Curve 2, charged with v.2 relatively Vol.1 scheme is an anti-phase sine wave.

At any point in time from outputs 1, 2 power supply (generator) relative to each other are fixed appliance phase of the sinusoid, and the conclusions of the output gates each additional bridge circuit are formed capacitive charging potentials.

The effective value of sine wave or anti-phase sine wave captured by the multimeter ~Ud=12 volts.

The amplitude of the ~UA=12×1,414=17 volts

Curve 3 charged with V.6 relatively V.5 scheme is a positive form of the charging potential of the capacitors C3, C4.

Curve 3' charged with 5 so relatively V.6 schema represents a negative form of the charging potential of the capacitors C3, C4.

Curve 4 charged with v.4 relatively v.3 scheme is a positive form of the charging potential of the capacitors C1, C2.

Curve 4' charged with v.3 relatively v.4 schema represents a negative form of the charging potential of the capacitors C1, C2.

Curve 5 is removed from the pin 8 relative to the output 7 of the scheme without the smoothing capacitor and is a plus shaped unipolar charging potential of the pulsating component of twice the frequency.

Curve 5' is removed from the pin 7 relative to the output 8 of the circuit without the smoothing capacitor and is a minus-formed unipolar charging potential of the pulsating component of twice the frequency. The current value generated by the capacitive charging potential curves 3,3' and 4,4', recorded by the meter +-U=34 volts and is 34:12=2,83 Ud34:17=2UA.

The effective value of the University of the Arctic capacitive charging potential curves 5 and 5' with the outputs 8 and 7 without capacitive smoothing, fixed multimeter, +-U=44 volts and is 44:12=3,66 Udor 44:17=2,6 UA.

Curve 6 charged with t.20 relatively so 19 scheme is a positive form of the charging potential with series-connected capacitors C17, C18, C3, C4, C19, C20.

Curve 6' charged with 19 so relatively t.20 schema represents a negative form of the charging potential with series-connected capacitors C20, C19 C4, C3, C18, C17.

Curve 7 charged with 18 so as to so 17 scheme is a positive form of the charging potential with series-connected capacitors C13, C14, C1, C2, C15, C16.

Curve 7' charged with 17 so as to so 18 scheme represents a negative form of the charging potential with series-connected capacitors C16, C15, C2, C3, C14, C13.

Curve 8 is removed from the output 26 relative to the output 25 of the scheme without the smoothing capacitor and is a plus shaped unipolar charging potential of the pulsating component of twice the frequency.

Curve 8' is removed from the output 25 relative to the output 26 of the circuit without the smoothing capacitor and is a minus-formed unipolar charging potential of the pulsating component of twice the frequency.

The current value generated by the capacitive charging potential curves 6,6', 7', fixed multimeter, +-U=102 volts and is 102:12=8,33 Udor 102:17=6,0 UA.

The current is generated unipolar capacitive charging potential curves of 8.5' and 6,6' outputs 8,7 without capacitive smoothing, fixed multimeter, +-U=112 volts and is 112:12=was 9.33 Udor 112:17=6,6 UA.

Graphs show that the upper chain of series-connected additional bridge circuits are added generated by the capacitive charging potentials with series-connected capacitances connected to the input output 2 bridge circuits.

At the bottom of the chain of series-connected additional bridge circuits are added generated by the capacitive charging potentials with series-connected capacitances connected to the input pin 1 of the bridge circuits.

With the additional output of gates forming the output terminals of the cascades, removed the total potentials with a pulsating component of twice the frequency.

Figure 5 presents a graph explaining the operation of the cascade voltage multiplier in figure 3.

The graph in the area and displays the generated charging energy capacitive potentials recorded from the plots of series-connected additional bridge circuits connected to the output pins 5, 4 bridge circuits;

in zone b) displayed form is Ariadna-capacitive energy potentials taken from plots of series-connected additional bridge circuits connected to the output pins 6, 3 bridge circuits.

in zone b) shown formed unipolar charger-power capacitive potentials taken from the findings of the additional output valves without capacitive smoothing.

Curve 1, marked in red, charged with V.1 relatively Vol.2 circuit is a sine wave.

Curve 2, marked in pink, charged with v.2 relatively Vol.1 scheme is an anti-phase sine wave.

At any time on findings 1, 2 power supply (generator) relative to each other are fixed out-of-phase sine waves, but the findings of the output gates each additional bridge circuit unipolar charger capacitive energy potentials.

The effective value of sine wave or anti-phase sine wave recorded by the meter ~Ud=12 volts.

Peak value-UA=12×1,414=17 volts

Curve 3, marked by a light green color, indicating the positive form of the charging-energy potential with the variable component of the opposite phase of the sinusoid, charged with v.4 relatively V.5.

Curve 3'indicating the negative form of the charging-energy potential with the variable component of the sine wave, charged with V.5 relatively v.4.

Curve 4, which means the positive charge-energy potential with the variable component of the sine wave, charged with V.6 relatively v.3.

Curve 4', which means negative form of the charging-energy potential with the variable component of the opposite phase of the sinusoid, charged with v.3 relatively V.6.

Curve 5 is removed from the pin 8 relative to the output 7 of the scheme without the smoothing capacitor and is a plus shaped unipolar charger-power potential of the pulsating component of twice the frequency.

Curve 5' is removed from the pin 7 relative to the output 8 of the circuit without the smoothing capacitor and is a minus-formed unipolar charger-power potential of the pulsating component of twice the frequency.

The current value generated by the capacitive charging energy potentials 3,3' and 4,4', recorded by the meter +-U=34 volts and is 34:12=2,83 Ud34:17=2 UA.

The current is generated unipolar capacitive charging energy potential curves 5 and 5', shot by the multimeter outputs 8 and 7 without capacitive smoothing, +-U=44 volts and is 44:12=3,66 Udor 44:17=2,6 UA.

Curve 6, which means the positive form of the charging-energy potential with the variable component of the sine wave, charged with so 15 Rel is relatively so 13.

Curve 6', which means negative form of the charging-energy potential with the variable component of the opposite phase of the sinusoid, charged with 13 so as to so-15.

Curve 7, which means the positive form of the charging-energy potential with the variable component of the opposite phase of the sinusoid, charged with 14 so as to so-16.

Curve 4', which means negative form of the charging-energy potential of the pulsating component of the frequency doubled, charged with 16 so as to so-14.

Curve 8 is removed from the output 18 relative to the output 17 of the scheme without the smoothing capacitor and is a plus shaped unipolar charger-power potential of the pulsating component of twice the frequency.

Curve 8' is removed from the output 17 output 18 of the circuit without the smoothing capacitor and is a minus-formed unipolar charger-power potential of the pulsating component of twice the frequency.

The current value generated by the capacitive charging energy potential curves 6,6' and 7,7' shot multimeter, +-U=68 volts and is 68:12=5,67 Udor 68:17=4 UA.

The current is generated unipolar capacitive charging energy potential curves 8 and 8'taken a multimeter to the outputs 8 and 7 without capacitive Spa the-air traffic management, +-U=78 volts and is 78:12=6,5 Udor 78:17=4,6 UA.

Curve 9, which means the positive form of the charging-energy potential with the variable component of the opposite phase of the sinusoid, charged with V.25 relatively V.23.

Curve 9', which means negative form of the charging-energy potential with the variable component of the sine wave, charged with V.23 relatively V.25.

Curve 10, which means the positive form of the charging-energy potential with the variable component, charged with V.24 relatively t.

Curve 10', which means negative form of the charging-energy potential with the variable component of the opposite phase of the sinusoid, charged with t relatively V.24.

Curve 11 is removed from the output 28 relative to the output 27 of the scheme without the smoothing capacitor and is a plus shaped unipolar charger-power potential of the pulsating component of twice the frequency.

Curve 11' is removed from the output 27 relative to the output 28 of the circuit without the smoothing capacitor and is a minus-formed unipolar charger-power potential of the pulsating component of twice the frequency.

The current value generated by the capacitive charging energy potential curves 9,9' and 10,10', filmed multimeter, +-U=102 volts and is 102:12=8,5 Udor 102:7=6 U A.

The current is generated unipolar charging energy potentials graphs of curves 11 and 11', taken multimeter, +-U=112 volts and is 112:12=was 9.33 Udor 112:17=6,6 UA.

The graphs show that in each column of series-connected additional bridge circuits in each diagram opposite phase is formed another capacitive energy potential, which is summed with the potential generated in the previous level.

Shown in figure 4-5 graphs confirm the coordinate symmetry cascade voltage multiplier of the first variant and the symmetry of the second option as the inputs connect to the generator windings, and outputs the generated unipolar potentials as in the construction of the scheme and the operation of each section of the scheme. They clearly confirm the ideality create a coordinate-symmetric inductive capacitive transducer and on the basis of two kinds of coordinate-symmetric and symmetric cascade generators to achieve high efficiency. The set of generated capacitive potentials provides in the load mode, a uniform current distribution over the cross section of the conductor. This is the main advantage of the present invention.

1. Cascade voltage multiplier circuit that contains two bridge circuits, each of cataractogenic two valves and two condenser, moreover, the connection point between the valves and the connection point of the capacitor are the input of the bridge circuit, and a connection point of each valve with one of the capacitor are respectively the output of the bridge circuit and the bridge circuit inputs are connected in opposite phase, and each output of the bridge circuits is connected to one of the conclusions of the corresponding output valve, other findings of the output valves are pairwise merged and connected to the smoothing capacitor, characterized in that the joint conclusions of the output valves form the output of the first cascade, each output of the bridge circuits is connected to one output complementary output of the bridge circuit, the second output of which is connected to output additional output valve, other findings additional output gates connected to respective additional outlet valve and a smoothing capacitor, forming the output of the next stage, the input of each additional bridge circuit formed by the connection of the two valves is connected through a capacitor to the corresponding input of the bridge circuit, and gates of the same name the shoulders of the bridge and additional bridge circuits included under.

2. Cascade multiplier according to claim 1, characterized in that the output side, is connected to an additional output ventilado additional bridge circuit, the output pin is connected, the following additional bridge circuit similar to the first, included similarly to the first additional bridge circuit with the formation of the next stage.

3. Cascade voltage multiplier circuit that contains two bridge circuits, each of which contains two valves and two condenser, and a connection point between the valves and the connection point of the capacitor are the input of the bridge circuit, and a connection point of the gate with one of the capacitors, respectively, form the output of the bridge circuit and the bridge circuit inputs are connected in opposite phase, each output of the bridge circuits is connected to one output valves, other findings of the output valves are pairwise merged and connected to the smoothing capacitor, characterized in that the joint conclusions of the output valves form the output of the first stage, the first output of the first bridge circuit and the second output the output of the second bridge circuit and the second output of the first bridge circuit and the first output of the second bridge circuit connected to the diagonal, respectively, the first and second bridge circuits, each of which contains two valves included in the opposite shoulders more of the bridge circuit, the other two opposite shoulder which capacitors are included, and ve is said bridge circuit and an additional bridge circuit is enabled according to the each output of the second diagonal of each additional bridge circuit is connected with one output of the respective additional output valve, which, respectively, are pairwise combined with other findings, forming weekend conclusions of the next stage, which is connected to the smoothing capacitor.

4. Cascade multiplier according to claim 3, characterized in that to the output, which is connected with an additional outlet valve each additional bridge circuit, the output pin is connected, the following is similar to the first additional bridge circuit included similarly to the first additional bridge circuit with the formation of the next stage.



 

Same patents:

The invention relates to electrical engineering and can be used in devices power

The invention relates to a circuit for generating negative voltage to the first transistor, the first output of which is connected to the input of the output circuit and the second output of which is connected to the output pin of the circuit and the output gate of which is connected through the first capacitor to the first output clock signal, the second transistor, the first output of which is connected to the output gate of the first transistor, the second terminal of which is connected with the second output of the first transistor and the output gate of which is connected to the first output of the first transistor and the second capacitor, the first output of which is connected with the second output of the first transistor, and the second output of which is connected with the second output clock signal, and the transistors are MOS transistors, made at least one triple pocket (Triple Well)

The invention relates to a Converter equipment and can be used as load testing and adjustment of different types of DC power systems

Converter dc-to-dc // 2110132
The invention relates to the field of electrical energy conversion, in particular DC-to-DC, and can be used as a device providing both bipolar output voltage from a unipolar input, and the change in output voltage is doubled (increased or decreased) relative to the input with high efficiency

The invention relates to electrical engineering and can be used when converting a constant voltage, for example, for a circuit of low power integrated circuits

FIELD: power engineering.

SUBSTANCE: proposed cascaded voltage amplifier has two bridge circuits each incorporating two diodes and two capacitors. Outputs of bridge circuits are connected in phase opposition. Each output lead of either bridge circuit is connected to output diode. Interconnected leads of output diodes form first-stage output. Each output lead of bridge circuit is connected to one output lead of respective identical additional bridge circuit whose second output lead is connected to lead of additional output diode. Additional output diodes have their other leads connected to respective additional output diodes of other additional bridge circuit and to ripple capacitor to organize output of next stage. Input of each additional bridge circuit formed by interconnection of two diodes is connected through capacitor to respective input of bridge circuit. Output lead of next additional bridge circuit identical to first one and connected in same way as first additional bridge circuit to organize output of next stage is connected to output lead of each additional bridge circuit connected to additional output diode. As an alternative, each respective additional bridge circuit is connected across two diagonally opposite junctions of first output lead of first bridge circuit and second output lead of second bridge circuit, as well as second output lead of first bridge circuit and first output lead of second bridge circuit. Each additional bridge circuit has two diodes inserted in opposite arms of additional bridge circuit and capacitors are inserted in two other opposing arms, like-polarity diodes of bridge circuit and additional bridge circuit being connected cumulatively. Each output lead of second pair of diagonally opposite junctions of bridge circuit is connected to additional output diode, additional output diodes being interconnected in pairs through other leads. Interconnected leads of additional output diodes form output leads of next stage which are connected to ripple capacitor. Output of next stage is organized like that of first alternative.

EFFECT: enhanced multiplier efficiency for organizing several different voltage levels at output.

4 cl, 5 dwg

FIELD: power engineering, industrial techniques for transformerless voltage rise, multistage generators, radio electronics, and medical instrumentation engineering.

SUBSTANCE: proposed multistage voltage multiplier has two bridge circuits, each incorporating two valves and two capacitors. Bridge circuit is connected at its inputs in phase opposition. Each output lead of every bridge circuit is connected to output valve. Integrated leads of output valves form output of first-stage. Each output lead of bridge circuit is connected to one output lead of one similar additional bridge circuit whose second output lead is connected to additional output valve lead. Other leads of additional output valves are connected to respective additional output leads of other additional bridge circuit and to ripple capacitor to form common output of next stage. Input of each additional bridge circuit formed by interconnection of two valves is connected through capacitor to respective input of respective bridge circuit. Connected to output lead of each additional bridge circuit coupled with additional output lead is output lead of next similar first additional bridge circuit to form output of next stage. As an alternative, one respective additional bridge circuit is connected to diagonally opposite terminals of first output lead of first bridge circuit and of second output lead of second bridge circuit, as well as to diagonally opposite terminals of second output lead of first bridge circuit and of first output lead of second bridge circuit. Each additional bridge circuit has two valves inserted in opposing arms of additional bridge circuit, capacitors being inserted in two other opposing arms; like valves of bridge circuit and of additional one are connected cumulatively. Each output lead of second diagonally opposite terminals of bridge circuit is connected to additional output valves, the latter being integrated in pairs with other respective valves. Integrated leads of additional output valves form output leads of next stage which are connected to ripple capacitor. Connected to output lead of each additional bridge circuit coupled with additional output valve is output lead of next additional bridge circuit similar to first one in its arrangement and connection. This forms output of next stage.

EFFECT: enhanced efficiency of multiplier incorporating provision for attaining several different voltage levels across output.

2 cl, 2 dwg

FIELD: electronics, possible use as synchronized source of high voltage with low output resistance, large impulse power and controlled multiplication coefficient.

SUBSTANCE: in accordance to invention, serial-wave method of commutation of multiplication sections allows usage of components only meant for original voltage. Output multi-kilovolt voltage may exceed original voltage dozens and hundreds of times. Principle of operation - parallel charge of accumulating capacitors of sections, then enabling of them into serial circuit, synchronously with control signal. Multiplication coefficient is varied by duration of control impulse and alteration of original voltage from outside.

EFFECT: overcoming of dependence of key capacitor multiplexers on component parameters; invention of compact, easily adaptable, universal, with possible synchronization, flexibly controlled, powerful module for multiplication of voltage without induction.

2 cl, 7 dwg

FIELD: power electronics.

SUBSTANCE: transforming circuit for commutation of a set of levels of commutated voltage contains n first commutation groups provided for each phase (R, S, T). To reduce accumulated electric energy of transforming circuit n≥1, p second commutation groups and p third commutation groups are provided, formed respectively by first semiconductor power switch and second semiconductor power switch and with a capacitor connected to first semiconductor power switch and second semiconductor power switch, while p≥1, and each one of p second commutation groups is connected in parallel to appropriately adjacent second commutation group, each one of p third commutation groups is connected in parallel to appropriately adjacent third commutation group, first second commutation group is connected to first semiconductor power switch of n first commutation group (1.n), and first third commutation group is connected to second semiconductor power switch of n first commutation group (1.n). Capacitor of p second commutation group is serially connected to capacitor of p third commutation group.

EFFECT: increased efficiency.

21 cl, 7 dwg

FIELD: electrical engineering, concerns the method of deposition of metals in electrolyte, charging of storage batteries using the summation of direct current and impulse current.

SUBSTANCE: the power supply unit has a DC supply source and an impulse current supply source, where the current power is set depending on the process of coating. The first DC supply source consists of a feeding transformer, thyristor rectifier, instrument shunt, electronic control unit, smoothing reactor. The second impulse current supply source consists of a feeding transformer, diode rectifier, smoothing reactor, thyristor-capacitor unit, electronic control unit, double-wound reactor-transformer.

EFFECT: provided deposition of any metal, enhanced rate of metal deposition, due to variation of the relation of currents, provided the required physical properties of the coating, recovery of storage batteries.

2 cl, 1 dwg

FIELD: electricity.

SUBSTANCE: invention is attributed to pulse technique, specifically to pulse power supply units and is intended for feeding high-voltage pulses to anode or control electrode to provide power supply of klystrons, particle accelerators, magnetrons, travelling-wave tubes and similar devices. Modulator (fig. 1) contains power supply unit (1), capacitors C1, C2), regulation circuit (2), voltage sensing device (VSD) (3), control circuit (CC) (4), modulating device (MD) (5), reference-voltage source (RVS) (12). Switching element (SE) of regulation circuit is made in the form of field-controlled or bipolar insulated-gate transistor (T) with resistor (R) connected with sink or in the form of field-controlled or bipolar insulated-gate T with R connected with source or in the form of field-controlled or bipolar insulated-gate T with inductance connected with sink. Furthermore CC includes comparator one of inputs of which is connected with VSD output the other output of which is connected with RVS, and output of comparator is connected with SE control input. MD is made in the form of connected in series block of switches and switch control circuit. Versions of device configuration and circuit of electronic switch for it are presented.

EFFECT: decrease of mass-dimension characteristics with reliability enhancement.

20 cl, 8 dwg

FIELD: electricity.

SUBSTANCE: present invention can be used in electrical engineering. The element for a distributing device contains a group of connections (1), comprising six bidirectional power semiconductor switches (2, 3, 4, 5, 6, 7) and a capacitor (25). The first switch (2) is connected anti-parallel and in series with switch (3). The third switch (4) is connected anti-parallel and in series with switch (5). The capacitor (25) is connected with the point of connection of the first switch (2) and the second switch (3) and with point of connection of the third (4) and fourth (5) switches. The fifth switch (6) is connected to the point of connection of the first (2) and second (3) switches, and with the fourth switch (5). The sixth switch (7) is connected to the point of connection of the third (4) and fourth (5) switches and with the second switch (3). There are first and second series-connected capacitors (8, 9). The first switch (2) and the third switch (4) are connected to each other at the point of connection of the fist (8) and second (9) capacitors. Proposed also is a converter circuit for switching many voltage levels, containing the said element of a distributing device.

EFFECT: reduced amount of accumulative electrical energy and decrease in dimensions.

15 cl, 5 dwg

Voltage converter // 2374745

FIELD: electricity.

SUBSTANCE: voltage converter consists of transistor switch, transformer, encircling diode, pulse-width modulation controller, current protection sensor, peak detector, the first and the second operating amplifiers, reserve capacity, resistors, smoothing capacitor, throttle, current transformer and their connections. The method differs by the fact that to current transformer there introduced is the third winding which is connected through an additional detector to adjustable output voltage to output "Current Blocking" of pulse-width modulation controller.

EFFECT: steady start up of voltage converter in the system with similar voltage converter operating in parallel for total load irrespective of the number of voltage converters and their power.

3 dwg

FIELD: electric engineering.

SUBSTANCE: bidirectional step-down DC voltage converter (BSVC) may be used as high-voltage dc-dc converter of medium capacity in systems of DC electric equipment, for instance for DC electric locomotives with voltage 3(1.5) kV for supply from contact network with increased voltage of (12(6) kV, 18(9) kV etc.). Proposed BSVC with ratio of high voltage value to amplitude of low voltage pulses equal to K, where K is even number, higher than two, comprises 3-K+5 keys formed by opposite connection of valve with full control and diode, and K capacitors used at single polarity of voltage. Structure of this BSVC includes two key modules (M1 and M2), K-2 additional key modules (AM), three additional keys (AK) and capacitors. Modules M1 and M2 consist each of four keys, serially connected with identical terminals, and middle points of these points serve as low voltage terminals. Each of AM modules consists of three keys, which are serially connected by opposite terminals. Two of AK keys are connected one by one between the first points of M1 and M2 module keys connection, which are counted from terminals of low voltage to the left and right. AM modules are connected in a cascade to modules of M1 and M2 symmetrically relative to them to the left and to the right. K capacitors are connected one by one between points of connection of according terminal outputs of modules M1 and M2 with modules AM, between connection points of neighbouring modules AM and between terminal outputs of terminal modules AM. One of two high voltage terminals is connected to according output terminal of according terminal AM directly, and the second one - via the third AK key connected either by cathode of diode to positive output of high voltage, or by anode of diode to negative output of high voltage.

EFFECT: reduced losses of active power in capacitors, due to use of capacitors with limit values of voltage, which do not exceed amplitude of voltage pulses at low voltage outputs of converter.

5 dwg

FIELD: electricity.

SUBSTANCE: adjustable voltage multiplier includes voltage source consisting of in-series connected storage battery and circuit breaker, switching device, locking diodes and capacitor bank. As switching device there used is locked thyristor the control electrode of which is connected to secondary winding of transformer the beginning of primary winding of which is connected to transistor collector; end of winding is connected to alternating capacitor the second output of which is connected to transistor base; emitter base circuit of transistor includes in-series connected resistor and the second capacitor; one pole of voltage source is connected to average point of primary winding of transformer and between resistor and the second capacitor; the second pole of voltage source is connected to transistor emitter; locked thyristor is connected by means of one of power electrodes to voltage source, and by means of the other power electrode it is connected to throttle with inductance adjustable with core; the second output of throttle is connected to the second pole of voltage source; capacitor bank is connected parallel to throttle through locking diodes; locking diodes have reverse polarity in relation to voltage source.

EFFECT: obtaining the source of adjustable high and low constant voltage of wide control range of potentials and power.

1 dwg

Up!