Circuit for delaying the reference clock signal of a receiver of global satellite systems radiodetermination-way simultaneous transmission of the search call

 

(57) Abstract:

The invention relates to circuits and methods that provide simultaneous data search challenge in the search call by delaying the reference clock signal from the global satellite systems radiodetermination (GSPC). Method of data retrieval call in the search system call contains the implementation phases of the reference clock signal of a receiver of the GSPC in many controllers transmitting devices, a delay by the value 1 - X with the reference synchronization signal that is injected into each of the multiple controllers transmitting devices, and the value X is the delay time associated with the transmitting device associated with each of the controllers transmitting devices, data retrieval call from multiple controllers transmitting devices in each of the transmitting devices in accordance with the delayed clock signal and simultaneous data search call from a variety of transmitting devices, whereby simultaneous transmission of data retrieval call is synchronized to a reference clock signal of a receiver of the GSPC, despite poselki of invention

1. The technical field to which the invention relates

The present invention relates to a circuit and method of data retrieval call in search of a challenge, more specifically, the circuit and method delays the reference clock signal from the receiving device global satellite radiodetermination system to provide simultaneous data search challenge in the search call.

2. Description of the related field of technology

Conventional search call offers various types of wireless service call for each pager (subscriber receiver system search call) in the system. Search call includes many basic sites that offer the service call for the cell (i.e. a specific area). Each base node receives the data call from the terminal equipment system search call and sends the call signal through the air to a pager in the right area. Each core node has to send data simultaneously search call thus to prevent the reception terminal apparatus pager (located in the overlapped area of the cell) is identical signals from many basedata data retrieval call is used in different ways. Now the popular way to provide simultaneous transmission of data retrieval call is used by the receiving device global satellite systems radiodetermination ("GSPC") to synchronize data retrieval call on absolute time. System GSPC is a satellite communication system, which uses various satellites orbiting the Earth to determine the location or direction of moving bodies, such as aircraft and ships. The method of operation of a receiving device of the GSPC involves the transfer of numerous waves of the full period of the satellite and the measurement of the phase shift between the transmitted wave and the received wave. The usual method of data retrieval call, using the receiving device GSPC includes sending the synchronized data retrieval call, based on the information of the absolute time of the fast search system call with a high-speed Protocol, search call.

In General, the search system call can be divided into terminal apparatus search call, which generates data retrieval call from the information received from the subscriber and the base is orellano the frequency to the appropriate pager. The basic plot of site search advanced call can be divided into (1) site control transmitter for combining data retrieval call received from the terminal apparatus search call) with the appropriate Protocol, which synchronizes received data retrieval call in accordance with the information of absolute time (i.e., the reference synchronization signal) from the receiving device to the GSPC and sending the received data to search call (2) plot the transmitting device, in which the received data search call-modulated radio frequency and then transmitted to the appropriate pager.

Because the synchronization method of data retrieval call based on the search call, using the high-speed Protocol, search call, the controller transmitting device associated with each basic node must determine the exact time that must be sent to the data retrieval call. This determination is performed based on the received data retrieval call and information reference system with terminal equipment search call. Then, at a certain time, the controller pervasive modulated radio frequency and then transmitted. As was shown above, the controller transmitting device is responsible for organizing all the information and time for synchronization and data retrieval call, the sending device.

There are several problems associated with the actual implementation of the conventional method of simultaneous data retrieval call, as described above. First, because the configuration of simultaneous data search call based on the installation of the terminal equipment of the search call, only the controller transmitting device takes into account the agreed time data retrieval call (i.e., the transmitting device may not consider these aspects). In other words, even if the controller is transmitting device synchronizes the transfer of data retrieval call, based on the information about the absolute time, the transmitting device can only perform frequency modulation and data retrieval call is received from the controller transmitting device. In addition, even if the controller is transmitting device sends data retrieval call, the sending device at the appropriate time (i.e., above a certain time), there is no way compositematerial data retrieval call, and the time at which it transmits these data.

With reference to Fig. 1 prior art shows a timing diagram for data retrieval call from the controller transmitting device and transmitting radio data retrieval call from the transmitting device in accordance with the reference synchronization signal, IS (pulse per second) of the GSPC. In particular, Fig. 1(a) illustrates the signal IS of the GSPC. Fig. 1(b) illustrates a timing diagram of a data retrieval call controller transmitting device to the sending device, which is synchronized with the absolute time in seconds. Fig. 1(C) illustrates the synchronization signal data retrieval call, which is the reference, read in data retrieval call from the transmitting device. Fig. 1(d) shows a timing diagram of transmission received data retrieval call (which modulated radio frequency) from the transmitting device.

In Fig. 1(b) the controller transmitting device is synchronized with the absolute time in seconds, whereby data retrieval call, and the synchronization signal transmission is sent to the sending device.

PE is on the front of each synchronization signal. Then the transmitting device modulates the search call on radio frequency and transmits them.

As shown in Fig. 1, there is a time delay associated with reading data retrieval call transmitter, which is known as delayed sample data ("plant"), and the time delay associated with the process of modulation data search challenge (read) on radio frequency, which is called delay frequency modulation ("SCM"). Assuming that the sum of these two periods of delay time is the total time (X) delay transmitting device of Fig. 1 it becomes clear that the actual transmission time of the data retrieval call from the transmitting device cannot be synchronized with the absolute time n. In particular, the modulated data retrieval call is transmitted with a time delay X (i.e., the delay time of the sending device), compared with the absolute time n.

There are various differences in the periods of time delays between currently available commercially available transmitting devices. Even transmitting device, which collects the same company, have small errors IU this, during actual use, even when the service search system call is offered through the coordination of different transmitting devices, there are differences in transmission time of the final radio transmission of each transmitter in the system, thereby preventing simultaneous transmission of data retrieval call. Therefore, in actual application, when accepted data retrieval call, the error rate increases due to the differences in transmission time of transmitting devices having different time delays.

Summary of the invention

Therefore, the technical task of the present invention is to resolve this problem by providing a circuit for delaying the reference clock signal (IS) formed by the receiver of the GSPC, thereby controlling the time at which the data retrieval call is sent from the controller transmitting device node of the search call, the sending device so as to compensate for errors caused by the time delay associated with the transmitting device, and to provide a method of synchronizing data retrieval call (transmitted in the form of radiotelegram aspect of the present invention, the circuit for delaying the reference clock signal from the receiving device global satellite systems radiodetermination (GSPC) includes: a data bus; a trigger connected to the data bus and responsive to an input trigger signal intended for reception of a signal from the data bus; counter controller connected to the data bus and responsive to the reference clock signal received from the receiving device to the GSPC (IVS), for counting a series of pulses of the reference clock signal of the counter and generating in response an output signal of the counter, so the counter-controller starts counting the pulses of the reference clock signal of the counter in response to the signal IS; and a comparator connected to the trigger and counter-controller, intended for receiving signal data from the trigger and to generate a delayed signal (IWS) in response to signal data received from the trigger, and the output signal of the counter from the counter-controller.

In accordance with another aspect of the present invention a method of simultaneous data search challenge in the search call with multiple controllers transmitting devices for receiving data retrieval call, and the transmitting device associated with each of the controllers transmitting devices for modulation and transmission of data retrieval call, taking the chronicity of a receiver of global satellite systems radiodetermination (GSPC) in many controllers transmitting devices, search call; delayed by a value 1 - X seconds, the reference synchronization signal from the receiving device global satellite systems radiodetermination (GSPC), which enters each of the controllers transmitting devices, where the value X is the delay time associated with the transmitting device associated with each of the controllers transmitting devices; send data retrieval call from multiple controllers transmitting devices each associated transmitting devices in accordance with the delayed clock signal; and simultaneous data search call from a variety of transmitting devices, and simultaneous transmission of data retrieval call is synchronized to a reference signal synchronized with niemnogo device of the GSPC.

In accordance with another aspect of the present invention, the search system call to provide simultaneous data search call contains

means for receiving the reference signal synchronization of a receiver of global satellite systems radiodetermination (GSPC) using multiple controllers transmitting devices,

means, operatively connected to each of the above what and synchronization

means for sending the mentioned data search and call of the mentioned multiple controllers transmitting devices in a variety of transmitting devices, each of which corresponds to one of the mentioned multiple controllers transmitting devices, in accordance with the aforementioned detainees reference synchronization signal, and said value X represents the delay time of each of the transmitting devices,

means for simultaneous transfer of the aforementioned data search and call of the mentioned multiple transmitting devices where the above-mentioned simultaneous transmission of data retrieval call is synchronized mentioned reference synchronization signal of the above-mentioned receiving device of the GSPC.

These and other objectives, features and advantages of the present invention will become apparent from the subsequent detailed description of illustrative options for its implementation, which should be read in conjunction with the attached drawings.

Brief description of drawings

Fig. 1(a)-(d) illustrate a conventional timing diagram of data retrieval call from the controller transmitting device in the transmitting device and transmitting the modulated data poiskovik is a block diagram of the delay reference signal synchronization IS to provide in accordance with the present invention the delayed signal (IS').

Fig. 3(a) and (b) illustrate timing diagrams showing the corresponding present invention, the ratio between the reference clock signal (IVS) of the GSPC and the corresponding delayed signal IS'.

Fig. 4 (a)-(d) illustrate timing diagrams for the corresponding present invention, a method for sending data retrieval call from the controller transmitting device and transmitting the modulated data retrieval call from the transmitting device as a reference for the reference synchronization signal IVS and delayed signal IS'.

Detailed description of preferred embodiments of the invention

Let us consider Fig. 2, which presents a block diagram illustrating relevant to the present invention a block diagram of the delay reference signal synchronization IS to ensure the delayed signal (IS'). In Fig. 2 data bus for data input in the trigger (indicated by the position D1) is provided for introducing the desired time delay in the trigger (100) and the counter-controller (200). When fed an input trigger signal, the trigger (100) sets the value of the input time delay in the comparator (300) through the data bus (D2) for the introduction of dim, the delay time X the transmitting device is 10 MS. Then the circuit is configured to delay a signal IS 1 - 10 MS = 990 MS to generate a delayed signal IS ("IS'"). In order to obtain this delay time, the reference synchronization (120) of the counter should be set at a frequency of 100 Hz so as to receive the clock pulses every 10 MS (i.e., the period of 10 MS). These pulses are introduced into the counter-controller (200) and counted. The said counter controller starts counting the above-mentioned pulses mentioned reference signal synchronization counter in response to the said signal IS. If these clock pulses comprise 99 times, the signal IS may be delayed in 990 milliseconds. As in the example above, the delay should be 990 MS by steps of 10 MS, latency 99 (hex value 63) is supplied to the data bus D1. It is clear that if you want a level of less than 10 MS, you can use the reference synchronizing higher frequency and unit counter may be increased.

As soon as the delay will be set to the comparator 300, the counter-controller (200) begins to count to 10 MS-ended reference clock pulses, when the ies received in the comparator (300) on the output line counter (indicated by the position of C1). In the comparator (300) desired time delay (which is taken from the trigger (100)) and the counter value (which comes from the counter-controller (200)) is continuously compared. If it is determined that these two values are different, the counter-controller (200) continues to count and delay the source signal IS with 10 MS-mi increments. When the output signal value of the counter (which counts continuously from 1) coincides with the latency set in the comparator (300) (which in the above example 99), the comparator (300) outputs a signal IVS', who is detained at 990 MS (99 times 10 MS-mi steps) compared to the signal IVS. Then the signal IS' enters the counter-controller (200) to set the counter to its original position. This process is repeated for each pulse signal EPS, which enters the counter-controller (200) to create a detainee to 990 MS signal IS'.

As demonstrated above, the conventional method for sending data retrieval call from the controller transmitting device to the sending device based on information of absolute time (i.e., the signal IS) and does not take into account the time delay of the transmitting device. Now with the link and the transmitting device through an optional control point data retrieval call. In accordance with the present invention the reference time to send data retrieval call from the controller transmitting device in the transmitting device is determined using signal 1 IVS', which is generated using the signal delay 1 IVS of the GSPC. If the signal IS' be represented in the form of time equal to the pulse absolute time 1 with the signal IVS, this is equivalent to generating the signal IS at time X in advance, where X is the delay time of the sending device. In particular, the timing diagram of Fig. 3 illustrates the signal IS', generated by the signal delay IS (as described above) 1-X = 990 MS (where X is assumed equal to 10 MS). As shown in Fig. 3(a) and (b) when the signal 1 IVS is delayed by 1 - X, the signal IS' is essentially a signal that is pushed forward by time X the relative signal IS, when evaluated in absolute time. As was established above, the signal IS' (as opposed to signal IVS) is a reference signal with which the controller transmitting device sends data retrieval call, the sending device. Here it is noted that the above-mentioned signal 1 IVS' serves as a reference synchronization signal used contraire time X compensates for the delay time X transmitting device. Therefore, by applying this method, the final transmission from the transmitting device will be synchronized with the absolute time, despite the delay time of the sending device.

For example, as shown in Fig. 3, after a delay signal IS (in a moment of absolute time 00 seconds) any value, the delayed signal (i.e EPS') is used in the next moment of absolute time 01 second. Essentially, in consultation with the sending device with the delay time X, and after a delay signal IS (at time 00 seconds) 1-X this delayed signal IS' is applied and the moment of absolute time 01 second.

With reference to Fig. 4 shows timing diagrams for the corresponding present invention, a method for sending data retrieval call from the controller transmitting device and transmitting the modulated data retrieval call from the transmitting device, based on the reference signal synchronization IS and delayed signal IS'. As shown above, and is additionally shown in Fig. 4 (a) and (b), the signal IS', essentially, is a signal that is advanced forward in time X in absolute time. The timing diagram in Fig. 4 (b) and 4 (C) and with the present invention synchronized signal IS'. Further, the timing diagram of Fig. 4 (a) and 4 (d) show that the transmission data modulated radio frequency) from the transmitting device in accordance with the present invention synchronized signal IS. As a result, the controller transmitting device sends data to search call in the transmitting device in accordance with the signal 1 IVS'. Then, the data search call is transmitted from the transmitting device, essentially a delayed point in time X, which is synchronized with the absolute time n seconds (i.e., the signal IS).

There are several advantages to using the above-described respective present invention method in the search call. First, since the time of data retrieval call from the controller transmitting device to the sending device can be pushed forward (from the point of view of absolute time), the time of transmission can be compensated, regardless of the time delay of the transmitting device. In particular, the controller transmitting device sends data retrieval call, the sending device in advanced time X (i.e., the delay time of the sending device), so that the transmission time of the signal). Therefore, regardless of the time delay of the transmitting device, all the basic nodes can simultaneously transmit data to search the call (via their respective transmitting devices).

Moreover, even if various transmitting devices having different associated time delays, are consistent and are in search of a call, the controller transmitting device sends data to search call at the time, which is adjusted in advance in accordance with each delay time of the transmitting device, thereby offering the user a flexible system. This facilitates ease of manufacture and improvement, because the manufacturer of the transmitting device does not require the optional locking the delay time for each transmission device.

The above-described method of simultaneous transmission also minimizes the error rate of reception data retrieval call that may appear in areas of overlapping cells. In addition, you can develop an effective system, since each node can apply this concept of simultaneous transmission of data in all systems.

Although there have been disclosed illustrate the invention is not limited to only these options, implementation and experts in the art can perform various other changes and modifications, without going beyond the nature and scope of the claims of the invention. All such changes and modifications are intended to be included in the scope of claims of the invention defined by the attached claims.

1. Circuit for delaying the reference clock signal of a receiver of global satellite systems radiodetermination (GSPC) in the search call, characterized in that it contains the first data bus that is used to introduce the desired time delay, a trigger connected to the first data bus and responsive to an input signal intended for reception of a signal from the first data bus, the counter-controller connected to the first data bus and responsive to the reference clock signal received from the receiving device to the GSPC, designed to count the series of clock pulses of the reference clock, and generating in response to the output signal, so the counter-controller starts counting the series of clock pulses of the reference synchronization in response to the reference clock signal received from the receiving device to the GSPC, and a comparator connected to the trigger and counter-controller designed DL the variable delay and to generate a delayed reference clock signal in response to the signal of the second data bus to be taken from the output flip-flop, and an output signal of the counter-controller.

2. The diagram on p. 1, characterized in that the comparator outputs a delayed reference clock signal when the output signal of the counter controller equal to the signal of the second data bus.

3. The diagram on p. 1, characterized in that the counter-controller is set to its original state when the delayed reference clock signal supplied from the output of the comparator.

4. The diagram on p. 1, characterized in that the signal of the first data bus corresponds to the time delay of the transmitting device in the system search call.

5. The diagram on p. 1, wherein the delayed reference clock signal serves as a clock reference for the controller transmitting device in relation to the parcel data retrieval call in the transmitting device associated with the controller transmitting device in the system search call.

6. The diagram on p. 5, characterized in that the data retrieval call is transmitted from the transmitting device, and transfer data retrieval call sincronizarea in the search call a controller transmitting device for receiving data retrieval call, and many transmitting devices associated with the controller transmitting device consists in the fact that they make through the controller transmitting device, the reference signal synchronization 1 IVS of a receiver of global satellite systems radiodetermination (GSPC), characterized in that the delay by the value 1 - X seconds reference signal synchronization 1 IVS by the controller transmitting device, and the value X is the delay time between each of a specified set of transmitting devices and the controller transmitting device, send data to search call from the controller transmitting device specified in each of the multiple transmitting devices in accordance with the delayed reference clock signal 1 IVS', which is delayed in accordance with X specified for each of the multiple transmitting devices, and transmit the data to search call from the specified every transmitting device, which transmits the specified data retrieval call after receiving the specified data retrieval call.

 

Same patents:

The invention relates to techniques for digital communication, namely, devices for frame synchronization in digital transmission systems with a temporary seal

The invention relates to techniques for telecommunication and can be used in the transmission channels for digital conversion of signals, working both in time and frequency domain

The invention relates to digital communication systems and can be used in communication networks, in particular in apparatus for the formation and separation of digital streams

The invention relates to the field of telecommunications and computer technology and can be used in data exchange systems to ensure synchronization of the asynchronous pulse reading and writing information

The invention relates to techniques for electrical connection, in particular to a device for frame synchronization, and may find application in digital switching systems

FIELD: digital communications.

SUBSTANCE: device has random access memory, adjusting device, synchronous combination decoder, phasing device, generator equipment, three commutators, signals distributor, time analyzer and signals remover.

EFFECT: higher reliability, higher effectiveness, higher interference resistance.

1 cl, 3 dwg

FIELD: communications.

SUBSTANCE: device has control circuit, first input of which is connected to output of phase sign decoder, second input is connected to first clock input of device, third input is connected to second clock input of device, circuit OR, connected by its inputs to outputs of controlled system, and output of OR circuit is connected to third block for forming cyclic phasing signal, while the latter is made on basis of same circuit of logic numbers processing and consists of two numbers signals switchboard, arithmetic adder of two numbers, memory device, meant for recording K numbers, on basis of K data words, required for forming of cycle synchronization signal, AND match circuit, decoder, pulse counter, performing function of threshold element.

EFFECT: higher trustworthiness.

1 dwg

FIELD: digital communications;

SUBSTANCE: proposed device is used for frame synchronization of digital time-division multiplex data transmission systems and incorporates provision for synchronizing data transmission class at dispersed sync combination of group signal and for implementing parallel search for synchronism. Device has first, second, and third random-access memories, storage register, decoder, distributor, generator equipment, phasing unit, flip-flop, first and second inverters, adjusting unit, first, second, and third inverters, first, second, third, fourth, and fifth AND gates, first and second OR gates.

EFFECT: enlarged functional capabilities.

1 cl, 2 dwg

FIELD: digital data transfer systems for frame synchronization of correcting codes including noise-immune concatenated codes.

SUBSTANCE: proposed device for adaptive code frame synchronization has delay register 1, error detection assembly 2, decoder unit 10, counter 11, threshold unit 21, synchronizing-sequence generator 18, modulo two output adder 12, random-access memory 15, modulo two adder unit 16, number comparison unit 13, full adder 19, synchronization counter 17, error counter 14, and code converter 20. Error detection assembly is set up of two series-connected Huffman filters 3, 4 and syndrome register; each Huffman filter has register 6/7 and modulo two adder 8/9.

EFFECT: enhanced noise immunity.

1 cl, 1 dwg

FIELD: electric communications, possible use in receiving devices for synchronization by cycles of system for transferring discontinuous messages.

SUBSTANCE: device contains synchronization signal recognition device, forbidding element, first AND element, adder, shift registers block, generator of clock pulses, OR element, cycles counter, counter of distorted synchronization signals, block for selecting allowed number of distorted synchronization signals, block for selecting threshold, block for selecting counting coefficient, counter by exit from synchronization status, and also solving assembly, containing first comparison block, memory block, subtraction block, second comparison block, comparison counter, second AND element, third AND element, second OR element.

EFFECT: increased reliability of operation of device for synchronization by cycles due to excluded possibility of overflow of shift registers block in synchronous operation mode.

1 dwg

FIELD: electric communications engineering, possible use in receiving cycle synchronization devices of systems for transmission of discontinuous messages.

SUBSTANCE: device contains synchronization signal recognition device, adder, block of shift registers, solving block, generator of cyclic impulses, counter of cycles, comparison block, counter of distorted synchronization impulses, counter of total number of synchronization impulses, AND element, counter of clock impulses, trigger, block for selecting maximal weight of response, threshold selection block, second threshold selection block, block for selection of counting coefficient, signal input, clock input and output of device. Synchronization signal recognition device contains shift register, detector of errors in synchronization group, generator of weight of response to synchronization signal. Solving block contains comparison block, memory block, subtraction block, comparison block, comparison counter, second AND element, third AND element, OR element. By means of second element AND, third element AND, and also element OR in synchronous mode, and also in case of synchronism failure, generation of synchronization signal is performed at output of solving block. Restoration of synchronism after failure and phasing of device for new position of cyclic synchronism is performed in case of occurrence of two events simultaneously: determining of new position of cyclic synchronization signal by solving block and detection of failure of cyclic synchronism by means of cycles counter, comparison block, threshold selection block and count coefficient selection block, because during regular repeating at certain information position of cycle of false synchronization group and random distortion of true synchronization group phase of cyclic impulse generator does not alter, thus causing no false synchronism failure.

EFFECT: increased interference resistance of device for cyclic synchronization.

4 dwg

FIELD: digital communications, namely, engineering of devices for cyclic synchronization of digital information transfer systems with temporal compression.

SUBSTANCE: known device contains random-access memory device, adjustment and diagnostics device, phasing device and generator equipment. Cyclic evenness determining device is introduced to known device. Therefore, cyclic synchronization device provides cyclic synchronization of different digital transmissions, wherein synchronous combination is absent, while on positions at the end of cycle signals are transferred, filling sum of signals of appropriate digital transmission up to evenness.

EFFECT: expanded functional capabilities of device for cyclic synchronization.

2 cl, 3 dwg

FIELD: technology for realization of cyclic synchronization of interference-resistant cyclic codes, in particular, cascade codes.

SUBSTANCE: in accordance to method, at transferring side one synchronization series is selected for N code words following one another, check section of code words is added with modulus two to appropriate section of aforementioned synchronization series. At receiving side received input series, consisting of several code words following each other, is divided onto original interference-resistant cyclic codes polynomial, producing a total of interference-resistant cyclic codes syndrome and synchronization series. By subtracting synchronization series from produced total, interference-resistant cyclic codes syndrome is selected. On basis of interference-resistant cyclic codes syndrome combination of errors in interference-resistant cyclic codes is computed and its weight is evaluated. On basis of error combination weight, trustworthiness degrees of code words following each other are computed. If total trustworthiness degree exceeds threshold value, decision about performing code cyclic synchronization of input series is taken.

EFFECT: increased interference resistance of cyclic synchronization.

2 cl

FIELD: data processing in broadband radio communications and radio navigation.

SUBSTANCE: proposed method intended for use where reception of extended-spectrum data signals keyed by simulation-resistant pseudorandom nonlinear derivative sequences is always preceded by synchronization includes concurrent accumulation of periodic mutually correlated function values of signal segments arriving from output of dynamically matched adjustable filters with two standard sampling lines affording generation of random derivative, as well as determination of time step numbers of their mutual shift corresponding to delay synchronism. Then current delay of entire signal being received is found from combination of these time step numbers. Used as dynamically matched adjustable filters in search channels are acousto-electronic convolvers.

EFFECT: reduced time and hardware requirement for searching broadband delay signals characterized in high simulation resistance.

2 cl, 9 dwg

FIELD: electric and radio communications; frame synchronization receiving devices of digital message transmitting and intercepting systems.

SUBSTANCE: proposed method includes sequential search at single-bit shift, identification of concentrated sync groups in group digital stream, and formation of responses when identifying concentration sync groups on tested clock intervals, and measurement of time intervals between sequential moments of responses across concentrated sync group identifier in terms of clock intervals. Primary sample of N ≥ 3 time intervals is accumulated. Secondary samples of time intervals between moments of first, second, through (N + 1)th reference responses, respectively, and arrival moments of all other primary-sample responses are calculated. Maximal common dividers of probable combinations of two or more time intervals are calculated and particular lines (spectrums) of distribution of maximal common dividers whose values exceed lower boundary of region of probable group signal cycle lengths are formed in the framework of secondary time interval samples. Integrated spectrum of maximal common divider values is formed by summing up all particular maximal common divider spectrums. Regular sequence of true integrated sync group responses is detected by fact of coincidence of maximal common dividers in integrated spectrum whose quantity exceeds desired threshold, and coincidence point abscissa of maximal common dividers is assumed as cycle length. True concentrated sync group responses are identified in primary implementation of stream by serial numbers of particular maximal common divider spectrums wherein we see multiple coincidences of maximal common dividers with found cycle length. Clock interval of group-signal next cycles commencement is predicted. Concentrated sync group responses appearing at predicted clock intervals are assumed as frame synchronization pulses. Decision on input in and output from frame synchronization mode is taken by composite "k/m-r" criterion.

EFFECT: enlarged functional capabilities due to affording frame synchronization in absence of a priori data on group-signal cycle length without impairing noise immunity.

1 cl, 9 dwg

Up!