Multi-device service requests

 

(57) Abstract:

The invention relates to computing and can be used in devices of series-parallel service requests of subscribers with a variable distribution of the flow of information through communication lines. The technical result is priority service requests due to the formation of a hierarchical structure of users when signals of a query that does not contain information about their priority. The device includes a block priority service requests, switch, N groups of triggers, a decoder, a delay element, the block selection units, two register, four groups of elements And the pulse generator, two elements And the element OR two elements do NOT. 2 C.p. f-crystals, 3 ill.

The invention relates to computing and can be used in devices of series-parallel service requests of subscribers with a variable distribution of the flow of information through communication lines.

A device for managing service requests on the author's certificate N 955064 the USSR, IPC6G 06 F 9/46, 1982.[1] containing the counters, AND gates, OR the pulse generator, the elements sageretia from subscribers on other channels, that cannot be used in systems where the number of subscribers and different communication channels, which limits its functionality.

It is also known a device for controlling an order of access to the General consumer on the author's certificate N 631921 the USSR, IPC6G 06 F 9/46, 1978. [2] containing the sources and receivers of information, the register, the group of items, elements, OR, the trigger and the pulse generator.

The disadvantage of this device is low speed, due to survey all sources of information regardless of the presence or absence of requests from them. In addition, it is not guaranteed that the redistribution of information from sources to receivers in random combinations, which limits its functionality.

The closest to the technical nature of the claimed is a multichannel device for service requests on the author's certificate N 1129614 the USSR, IPC6G 06 F 9/46, Appl. 26.08.83 g, publ. 15.12.84, the Known device consists of information sources, the switch, which contains a group of elements And group elements OR receivers (channels of communication) of information, trigger group, decoder, dementa delay, two elements And two registers, elements And the first group of elements And the second group of elements And the third group of elements of the fourth group, pulse generator, two elements, element, OR two elements do NOT.

Reset inputs of the second register are connected to the outputs of elements And the second group. The group of outputs of the first and second registers are connected respectively to the inputs of the first and second block selection units, the group of information outputs which are respectively connected to first inputs of elements And the first and second groups and to the inputs of the decoder. The outputs of the decoder are connected to individual inputs of the respective trigger group, the outputs of which are connected to control inputs of the switch. Control outputs of the first and second block selection units connected respectively with the first and second inputs of the first element And through the first and second elements are NOT connected to inputs of the OR element, the output of which is connected to the first input of the second element And. the Second input of the second element And combined with the third input of the first element And the output of the pulse generator. The output of the first element And is connected to the second inputs of elements And the first and second groups. The output of the second elemedicine with recording inputs of the first register. Second input elements And the third group is connected to the first outputs of the sources of information, the second outputs which are connected to information inputs of the switch. The outputs of the switch are connected to the inputs of the receivers of information, the outputs of which are connected to second inputs of the elements of the fourth group. The outputs of the elements of the fourth group are connected to the zero inputs of the respective trigger group and individual inputs of the second register.

This prototype has more features compared to similar [1] and greater speed of service requests in comparison with the similar [2]. The downside of it is the inability of service requests according to the priority. This is because the pings sources of information, BasePriority.

The aim of the invention is to develop a multi-channel device to service requests, providing priority service due to the formation of a hierarchical structure of users when signals of a query that does not contain information about their priority.

To achieve a technical result in the well-known multi-channel device for servicing taprospa To each group (where 2 To N) flip-flops, the output of the m - th flip-flop (where m= j+(i-l)K, a i = 1,2... N and j = 1,2... K) connected to m-th control input of the switch unit input m-th flip-flop is connected to the m-th output of the decoder, and zero inputs of each of the i-th group of triggers are combined and connected to the output of the i-th element of the fourth group and the i-th recording the input of the second register, leaving the inlet of which is connected to the output of the i-th element And the second group, and the i-th output of the second register is connected to the i-th input unit of allocation units, the i-th information the output of which is connected to the first input of the i-th element And the second group and the i-th entry of the second group of inputs of the decoder, a second input elements And the second group are combined and connected to the output of the first element And the second inputs of N elements And the first group, managing the output of block selection units connected to the input of the second element and the first input of the first element And the third input of which is connected to the output of the pulse generator and the second input of the second element, And the first input of which is connected to the output element OR the first and second inputs which are connected respectively to the outputs of the first and second elements are NOT, the output of the i-th element And the first group is connected to the i-th reset input of the first register, the i-th record is uppy combined and connected to the output of the second element And to the first inputs of N elements And the fourth group, the second inputs of the N elements of the fourth group are the corresponding N channel inputs, inputs of the delay elements and the block priority service requests with input "Run" and input the tires "Code", "Query", "Reset". N information output unit priority service requests are connected to the respective N inputs of the switch, and N signal outputs of the block priority service requests are connected to second inputs of the respective elements And the third group, and its clock input connected to the output of the pulse generator. The output of delay element connected to the input of the first element and the second input of the first element And the input of the delay element is connected to the N outputs of the second register and the N inputs of the second group of inputs of the decoder, the i-th input of the first group of inputs of the decoder connected to the first input of the i-th element And the first group.

Block priority service requests consists of N lines in service requests, register of applications, the element OR NOT, the first and second elements OR, counter, element And trigger. The first inputs and first outputs N lines are respectively N inputs "Code" and N information output unit priority service C is for requests. The second output of the i-th line is connected to the i-th input of the second element OR the i-th input of the first group of inputs of the first element OR the i-th entry of the second group of inputs of the first element OR connected to the i-th recording the input of the register of applications and the i-th reset input which is connected to the fourth input of the i-th line, the i-th output of register of applications connected to the i-th input element OR NOT, and a third input of the i-th line. The second inputs of the N lines of the joint and is connected to the output of the counter, the first and second inputs which are connected respectively to the output element And the second input of the trigger. The output of the first element OR is connected to the second input of the trigger, the first input of which is connected to the first input element And the output of the second element OR, as the trigger output is connected to the second input element, And the third input is a clock input unit priority service requests. The output of the element OR NOT connected to the fifth input of N lines, and the input of the first element, OR is the starting block priority service requests, and recording N inputs and dropping the N inputs of the register of applications are appropriate N inputs "Request" and N inputs Reset block priority service requests.

Hemi comparison, the second input is a second input line service requests. The output of the comparison circuit connected to the first input element And a second input which is the third input line service requests. The output element And is connected to the input of the delay element and is a signal output line service requests. The third input element And is connected to a zero trigger output, single output which is the output line of service requests, inputs installation in the "unit" to "zero" trigger connected respectively to the output of the delay element and the output element OR. The first and second inputs of the OR element are respectively the fourth and fifth input line service requests, and register entry priority is the first input line service requests.

Thanks to the new essential features by introducing delay elements, block priority service requests unspecified new relationships between elements of the device is formed of a hierarchical structure of users when signals of a query that does not contain information about their priority. This allows the organization of service requests is VNA technology has allowed to establish, that analogues characterized by a set of characteristics is identical for all features of the claimed technical solution is available, which indicates compliance of the device to the condition of patentability "novelty". Search results known solutions in this and related areas of technology in order to identify characteristics that match the distinctive features of the prototype of the features of the declared object, showed that they do not follow explicitly from the prior art. The prior art also revealed no known effect provided the essential features of the claimed invention transformations on the achievement of the technical result. Therefore, the claimed invention meets the condition of patentability "inventive step".

The invention is illustrated by diagrams, where

Fig. 1 is a functional diagram of the device;

Fig. 2 is a block circuit priority service requests;

Fig. 3 - circuit line service requests.

Multi-device service requests, as shown in Fig. 1, consists of block 1 priority service requests, switch 2, N groups 31- 3Ntriggers, decoder 4, the element behind the 10 second group, elements And 11 of the third group of elements And 12 of the fourth group, the pulse generator 13, item 14 item 15, item OR 16 item NO 17 item NO 18.

Block 1 priority service requests has one entry "Run" and input the tires "Code", "Query", "Reset", and its N informational outputs connected to the corresponding N to the information inputs of the switch 2. N signal outputs of the block 1 priority service requests are connected to second inputs of the respective elements And 11 of the third group, and its clock input connected to the output of the pulse generator. N outputs of the switch 2 are the channel outputs of the device, and its m control inputs connected to the outputs of the m trigger 3. Single input m-th flip-flop 3 is connected to the m-th output of the decoder 4, and zero inputs of each of the i-th trigger group 3 combined and connected to the output of the i-th element And 12 of the fourth group and the i-th recording the input of the second register 8. Dropping the input of the second register 8 is connected to the output of the i-th element And 10 of the second group, and the i-th output of the second register 8 is connected to the i-th input unit 6 selection units, the i-th information the output of which is connected to the left input of the i-th element And 10 of the second group and the i-th entry of the second group is enta And 14 and the second inputs of N elements And 9 of the first group. Control output unit 6 selection units connected to the input of the second element 18 and the first input of the first element And 14, a third input connected to the output of pulse generator 13 and the second input of the second element And 15. The first input of the second element And 15 connected to the output element OR 16, the first and second inputs which are connected respectively to the outputs of the first and second elements are NOT 17 and 18. The output of the i-th element And 9 of the first group are connected to the i-th reset input of the first register 7, the i-th recording an input connected to the output of the i-th element And 11 of the third group. The first inputs of N elements And 11 of the third group combined and connected to the output of the second element And 15 and to the first inputs of N elements And 12 of the fourth group. The second inputs of N elements And 12 of the fourth group are the corresponding N channel inputs. The output of the delay element 5 is connected to the input of the first element 17 and the second input of the first element And 14, and the input of the delay element 5 is connected to the N outputs of the first register and the N inputs of the first group of inputs of the decoder 4. the i-th input of the first group of inputs of the decoder 4 is connected to the first input of the i-th element And 9 of the first group.

Block 1 priority service requests, as shown in Fig. 2, state the item OR 1.5, counter 1.6, item, And 1.7 and trigger 1.8. The first inputs and first outputs N lines 1.1 service requests are respectively N inputs "Code" and N information output unit 1 priority service requests. Second outputs N lines 1.1 service requests are respective N signal outputs of block 1 priority service requests. The second output of the i-th line of service requests is connected to the i-th input of the second element OR 1.5 and the i-th input of the first group of inputs of the first element OR 1.4. the i-th entry of the second group of inputs of the first element OR 1.4 is connected to the i-th recording input register 1.2 applications the i-th discharging the input of the register 1.2 applications connected to the fourth input of the i-th line 1.1 service requests of the i-th output of the register 1.2 applications connected to the i-th input element OR NOT 1.3 and a third input of the i-th line 1.1. The second inputs of the N lines 1.1 combined and connected to the output of the counter 1.6, the first and second inputs which are connected respectively to the output element And 1.7 and a single input trigger 1.8. The output of the first element OR 1.4 connected to a single input trigger 1.8, zero input of which is connected to the inverted input element And 1.7 and the output of the second element OR 1.5. A single trigger output 1.8 connected is of queries. The output of the element OR NOT 1.3 is connected to the fifth input N lines 1.1 service requests, and the input "Start" of the first element OR 1.4 is the starting block 1 priority service requests, and recording N inputs and dropping the N inputs of the register of applications are appropriate N inputs "Request" and N inputs Reset block 1 priority service requests.

The range of 1.1 service requests, as shown in Fig.3 and used for the generation of control signals, consists of a register 1.11 priority scheme 1.12 comparison of element And 1.13, item 1.14 of the delay element OR 1.15, trigger 1.16. The output of register 1.11 priority connected to the first input scheme 1.12 comparison, the second input is a second input line 1.1 service requests. The output of the comparison circuit connected to the first input element And 1.13, the second input of which is the third input line 1.1 service requests. The output element And 1.13 connected to the input item 1.14 delay and is a signal output line 1.1 service requests. The third input element And 1.13 connected to the zero output of the trigger 1.16, single output which is the output line 1.1 service requests. Inputs setup to "1" and ustane and second inputs of the element OR 1.15 are respectively the fourth and fifth input line 1.1 service requests, moreover, the input of the register 1.11 priority is the first input line 1.1 service requests.

All the components of the device are known and described. So, in ed. St. N 1129614 the USSR, IPC6G 06 F 9/46 presents: switch 2 - Fig. C; block 6 allocation units - Fig. 2, In the book of L. A. Maltsev, E. M. Froberg, C. S. Yampolsky "Fundamentals of digital technology" (M.: Radio and communication, 1986.) presents items are NOT 17 and 18 on page 21, Fig. 9b). In the book C. A. Batoshevo and other "Circuits and their applications" (M.: Radio and communication, 1983.) presents case 1.11 priority on page 134, Fig. 4.34; triggers 1.16, 1.8, and 3 on page 118, Fig. 4.12 (a); counter 1.6 page 142, Fig. 4.42. In the book edited by A. M. Sidorova "fundamentals of pulse and digital techniques" (P.: SUVIUS, 1995.) submitted by: scheme 1.12 comparison on page 150, Fig. 5.19; elements And 1.13, 9, 10, 11, 12, 14, 15 on page 14, figure 1.2; element And 1.7 on page 24, Fig. 1.5 d) (e); elements OR 1.15, 1.4, 1.5 and 16 on page 13, Fig. 1.1; case 1.2 applications and registers 7 and 8 on page 157, Fig. 5.27; the element OR NOT 1.3 on page 24, Fig. 1.5 (a); decoder 4 on page 142, Fig. 5.11, 5.12; items 5 and 1.4 delay on page 159, Fig. 5.28. In the book Century. N. Benjamin and other "Circuits and their applications" (M. : Radio and communication, 1989.) the circuit of the pulse generator 13 on page 210, Fig. 7.10.

The claimed device is SITENAME functionality due to the inability to provide such service, as a priority, due to the fact that it is not the mechanism of formation of the hierarchical structure of users when signals of a query that does not contain information about the priority users. In addition, the use of the known schemes of allocation requests does not provide even the order of service first - come, first-served basis because of the nature of the allocation application blocks allocation units. Thus, due to the introduction of block 1 priority service requests, delay elements, and these new relationships between elements of the device formed a hierarchical structure of users, allowing to identify priority requests and consistently to serve them before the end of the service the previous query, if there are free channels.

In the initial state of the registers 7 and 8 set to zero, there are no signals on the information and the control outputs of the block 6 and the outputs of the delay element 5, so the outputs of the elements are NOT 17 and 18 are formed to permit potential signals, which open through the element OR element 16 And 15. Through the element 15 And the pulse generator 13 is connected to poll the incoming requests from block 1 priority service request block 1 generates signals of requests according to the priority signal outputs, received at the first inputs of elements And 11. When you are ready (idle) channels to receive information on the channel inputs receives ready signals to the first inputs of the respective elements And 12. The pulse output of generator 13 through the element And 15 polls elements 11 and 12, with only those elements 11 and 12, which are prepared by the signals from the signal output unit 1 and the ready signals from the channel inputs. The signals from the outputs of open items And 11 and 12 are served on individual inputs of the respective bits of the registers 7 and 8 and install them in one state. Thus, in each cycle of the survey in the register 7 are fixed queries, maintenance, and register 8 channels, ready to receive information. At the same time in each cycle of the survey in the register 7 is fixed not more than one request, allocated block 1, in register 8 maximum number may be the entire capacity of the register. With outputs crafted bits of the register 8, the signals are fed to the inputs of unit b of allocation units. Block 6 in parallel flow at its inputs a plurality of signals generates an output signal on only one of their information outputs. At this output is allocated adenectomy channel. With outputs crafted bits of the register 7 and the block 6 signals simultaneously serves respectively to the inputs of the decoder 4 and the first inputs of the respective elements And 9 and 10, preparing them for the opening.

The combination of two single and the rest zero signals at the inputs of the decoder 4 is decoded, thus forming a signal corresponding to its output, which sets in one state corresponding to the trigger 3. Each possible combination of query - free channel" corresponds to a specific trigger 3. The output signal of the worked the trigger 3 is fed to a corresponding control input of switch 2. With the information output unit 1 to the input of the switch 2 receives the current request and connects to an available channel, which removes the ready signal from the input of the corresponding element And 12. Unit 1 also removes the request signal from the input of the corresponding element And 11, however, the request signal at the signal output is present during the whole time of the service request and is cleared by the reset signal when it is in block 1. After removal of signals from the inputs of the elements 11 And 12 to control the output unit 6 and the output of the delay element 5 are formed si is the generator 13 is disconnected from the elements 11 And 12 and is connected via the element And 14 to the inputs of the And elements 9 and 10. As information signals are only present on one of the informational outputs of blocks 6 and one of the outputs of the register 7, respectively, in the groups of elements And 9 and 10 prepared for opening only one of these elements And 9 and 10. The pulse output of generator 13 opens those from the elements And 9 and 10, the signals from the outputs reset the corresponding bits of the registers 7 and 8. In block 6 the priority output unit receives the signal from the next nearest discharge in a single state register 8, and the process repeats. Thus, the pulse sequence generator 13 provides a consistent allocation of all individual bits of the register 8 and the corresponding connection of all current priority requests from block 1 to an unoccupied channels. The process of mutual connection ends full reset register 7, while in the case of 8 part of the discharge remains in a single state. When you removed the control signals from the control output unit 6 and the output element 5 delay, taking into account the duration of the transient processes in the block 6. In the closed element And 14 and opens the item And 15. When this generator 13 is switched to a new polling cycle eel from maintenance previously received query, these channels again give signals readiness for related items And 12, which (after reading in the new polling loop, the pulse generator 13) zero corresponding created in the previous cycle triggers 3 that provides in a new cycle connecting the vacant channel to another service requests that require maintenance.

Provided, in case of exceeding the number of service requests over a number of channels and the need to service higher priority applications, interrupt a lower priority over the input Reset block 1 according to any algorithm.

Block 1 priority service requests is as follows. Input Code in registers 1.11 priorities from the 1st to the N-th recorded codes that define the priorities of the respective subscribers. Most priority subscriber corresponds to the highest priority code. Before you begin the device counter 1.6, triggers 1.8 and 1.16 are in the zero state. Elements And 1.13 N lines of service requests closed by the first zero input signals from the outputs of the respective circuits 1.12 comparison, but open on the third input unit signals with zero outputs of triggers 1.16. Queries on on which which is equal to the number of subscribers of the device. In addition, requests through the element OR 1.4 unit 1 receives the inputs of the installation in the "1" counter 1.6 and trigger 1.8 control. Thereby initiated the beginning of the work cycle in the block 1. The signal from a single output of trigger 1.8 unit 1 opens on the second direct input element And 1.7, allowing the flow of pulses from the output of the pulse generator 13 through 1-d input element And 1.7 on the information input counter 1.6. As a result, the output of the counter 1.6 formed descending sequence of binary numbers, starting from the maximum possible number.

In the i-th line of service requests with matching code on the information outputs of the counter 1.6 code in register 1.11 priority on the output of the corresponding scheme 1.12 comparison, you receive a single signal at the first input element And 1.13. At the request of the i-th subscriber unit 1 is supplied to the second input element And 1.13, the output will appear a single signal at the i-th signal output and to the input element OR 1.5. The output element OR 1.5, you receive a single signal to an inverse input element And 1.7 and zero input trigger 1.8. Thereby stops the flow of pulses from the output of the pulse generator 13 to the information input of the And 1.7. Thus, the device is allocated the highest priority of arriving at the moment of service requests. Single output element And 1.13 runs on a single input trigger 1.16 through the item 1.14 delay, ensure the passage of the signal from the element And 1.13 signal output unit 1 to the control inputs of the switch 2. Otherwise, if the trigger fires 1.16 is insufficient (less than one cycle of service request device, where TC= TGIn, n = 1 - the number of applications, maintenance, and TGIthe pulse period of the pulse generator 13), i.e. the probability that the signal from the zero output of the trigger 1.16 block on the third input element And 1.13 and thus the request signal from the i-th element of the third group And 11 will be removed before it will be read by the pulse generator 13 pulses. Single output element And 1.13 through the element OR 1.4 also fed to the inputs of installation in a single trigger condition 1.8 and all bits of the counter 1.6, starting a new cycle of operation unit 1. The duration of this signal is determined by the time delays for logic elements and trigger 1.16 and is sufficient for installation in adinin the no on i-th information output unit 1, initiating the service of the respective subscriber. The zero signal from the zero output of the trigger 1.16 closes on the third input element And 1.13. This eliminates the survey of this subscriber in all following cycles unit 1 to the end of the service the current i-ro request.

The output element OR 1.5, you receive a zero signal, which opens on the inverse of the input element And 1.7, allowing the passage of pulses from the output of the pulse generator 13 to the information input of the counter 1.6. Thus initiate another cycle of operation of the device that determines the next request priority from the queue to the service unit 1. The information outputs of the counter 1.6 newly formed decreasing sequence of code numbers, starting from the maximum possible number. When matching the code on the information outputs of the counter 1.6 code in register 1.11 priority of any other of the i-th line of service requests at the output of the corresponding scheme 1.12 comparison is formed of a single signal. If there are requests in the corresponding digit of the register 2 applications and zero triggers 1.16 single output scheme 1.12 comparison through the element And 1.13 is fed to the input set is About" trigger 1.8 and an inverse input element And 1.7. The result stops the flow of pulses from the output of the pulse generator 13 to the information input of the counter 1.6 unit 1. Thus, the output element And 1.13 of the i-th line of service requests corresponding to the highest priority request in the queue of the device, is always a single signal through the i-th trigger 1.16 on appropriate information output unit 1: initiating the service of that subscriber.

After the service the next i-ro subscriber unit signal response for the i-th input "Reset" unit 1 sets the zero state of the i-th bit of register 2 applications of block 1 and through the first input element OR 1.15 trigger 1.16. Signal the end of the service last request in block 1 resets the last service request register 2 applications. The output of the element OR NOT 1.3 installed a single signal which is fed to the input set to "On" all the triggers block 1. Thus, the circuit elements are given in the original state before operation of unit 1. Similar cycles of operation of unit 1 will run every time when entering the system request input "Query" in Addition, in each cycle of operation of the unit 1 can be change the queue must be initiated by a signal on input "Start" block 1. Unit 1 allows you to organize service requests according to the priority before the end of the service the current request.

Thus, the present invention allows to extend the functionality of devices formed due to the hierarchical structure of users, allowing to identify priority requests and consistently to serve them before the end of the service the previous query, if there are free channels.

1. Multi-device service requests containing the switch, N outputs (where N 2) are the channel outputs of the device, N groups (where N 2) For each group (where 2KN) triggers the output of the m-th flip-flop (where m = j + (i - 1) K, and i = 1,2...N and j = 1,2...K) is connected to the m-th control input of the switch unit input m-th flip-flop is connected to the m-th output of the decoder, and zero inputs of each of the i-th group of triggers are combined and connected to the output of the i-th element of the fourth group and the i-th recording the input of the second register, leaving the inlet of which is connected to the output of the i-th element And the second group, and the i-th output of the second register is connected to the i-th input unit of allocation units, the i-th information the output of which connection is of elements And the second group are combined and connected to the output of the first element And the second input of N elements And the first group, control output of block selection units connected to the input of the second element and the first input of the first element And the third input of which is connected to the output of the pulse generator and the second input of the second element And the first input of which is connected to the output element OR the first and second inputs which are connected respectively to the outputs of the first and second elements are NOT, the output of the i-th element And the first group is connected to the i-th reset input of the first register, the i-th recording an input connected to the output of the i-th element And the third group, the first inputs of N elements And the third group combined and connected to the output of the second element And to the first inputs of N elements And the fourth group, the second inputs of the N elements of the fourth group are the corresponding N channel inputs, wherein the inputs of the delay elements and the block priority service requests with input "Run" and input the tires "Code", "Query", "Reset", and its N informational outputs connected to the corresponding N to the information inputs of the switch, and N signal outputs of the block priority service requests are connected to second inputs of the respective elements And the third group, and its clock input the required input of the first element And and the input of the delay element is connected to the N outputs of the first register and the N inputs of the first group of inputs of the decoder, the i-th input of the first group of inputs of the decoder connected to the first input of the i-th element And the first group.

2. The device under item 1, characterized in that the block priority service requests consists of N lines in service requests, register of applications, the element OR NOT, the first and second elements OR, counter, element, trigger, the first inputs and first outputs N lines of service requests are respectively N inputs "Code" and N information output unit priority service requests, the second outputs N lines of service requests are respective N signal outputs of the block priority service requests, the second output of the i-th line of service requests is connected to the i-th input of the second element OR the i-th input of the first group of inputs of the first element OR the i-th entry of the second group of inputs of the first element OR is connected to the i-th recording the input of the register of applications and the i-th reset input which is connected to the fourth input of the i-th line service requests, the i-th output of register of applications connected to the i-th input element OR NOT, and a third input of the i-th line service is Roy inputs of which are connected respectively to the output element And a single input trigger the output of the first element OR is connected to a single input trigger, zero input of which is connected to the inverted input element And the output of the second element, OR as a single trigger output connected to the second input element And the first input is a clock input unit priority service requests, the output of the element OR NOT connected to the fifth input of the N lines of service requests, and the input "Start" of the first element OR is the starting block priority service requests, and recording N inputs and dropping the N inputs of the register of applications are appropriate N inputs "Request" and N inputs Reset block priority service requests.

3. The device according to p. 2, characterized in that the range query consists of a priority register, the output of which is connected to the first input of the comparison circuit, the second input is a second input line service requests, the output of the comparison circuit connected to the first input element And a second input which is the third input line service requests, the output element And is connected to the input of the delay element and is a signal output line service requests, the third input element of Isow, the inputs installed in the "unit" to "zero" trigger connected respectively to the output of the delay element and the output element OR the first and second inputs of the OR element are respectively the fourth and fifth input line service requests, and register entry priority is the first input line service requests.

 

Same patents:

The invention relates to computer technology and may find application in fault-tolerant multiprocessor systems for load balancing between processors during faults

The invention relates to a corresponding system, that is able to work in real time and is tolerant to errors system for signal processing, with many blocks of data that are connected to each other through the blocks of data

The invention relates to the field of computer engineering and can be applied in communication systems

The invention relates to a method of congestion control messages elementary program in the electronic switching system

The invention relates to computer technology and is intended for use in a local area network with bus topology to control the transmission of data packets through a common channel

The invention relates to computing and can be used to provide machine-to-machine exchange in distributed computer systems and computer networks

The invention relates to computer technology and can be used for accessing a shared resource

The invention relates to automation and computing, and more specifically to the priority data processing, and is intended for use in multiprocessor systems, local area networks and distributed control systems

The invention relates to computer technology and can be used in distributed information processing systems for the organization of exchange between the Central computer and subscribers of the system on a shared line

FIELD: computer science.

SUBSTANCE: device has n-byte query register, query limits location systems, each of which consists of counting timer and OR element, OR element, AND element, keys cascade.

EFFECT: higher reliability and speed of operation.

1 dwg

FIELD: method and device for processing data for preserving recurrent status in data processing device.

SUBSTANCE: device has data processing block, having multiple functioning modes, for each of which special memory stack is present. Method describes operation of this device. Data carrier contains program, configuring data processing device for performing stages of method.

EFFECT: decreased size of code and decreased interruption processing delay.

3 cl, 16 dwg

FIELD: engineering of information processing systems.

SUBSTANCE: system contains master-system for processing information, interface, central communication device, client system for processing information, object model. In accordance to method each master system sends to central communication device elements of its data array determined in appropriate master-representation, while in master-representation of connected master system elements of data array are contained, for which system has data priority.

EFFECT: simplified specification and development of interfaces between technical applications.

2 cl, 6 dwg

FIELD: engineering of interrupt processing mechanisms in computer systems.

SUBSTANCE: system contains processor with multiple contexts for execution of commands stored in memory. In response to common interrupt logical processors of processor with multiple contexts compete for receiving access to jointly utilized register. First logical processor gaining access to aforementioned jointly utilized register processes common interrupt. Remaining logical processors return from interrupt.

EFFECT: increased productiveness of system.

4 cl, 5 dwg

FIELD: computer engineering, possible use in data exchange systems and local computing networks.

SUBSTANCE: device contains N≥2 client blocks, clock impulse generator, N client time controllers, OR element, AND-NOT element, selector-multiplexer, two N-input AND-NOT elements, two priority encoders, main wait time controller.

EFFECT: increased probability of timely servicing of clients under conditions of real functioning process of data exchange systems, with continuous dynamics of change of modes of different priority requests from clients.

4 cl, 7 dwg

FIELD: engineering of computers for controlling memory, in particular, external memory controllers.

SUBSTANCE: memory control device for operation in memory controller network contains memory controller being an owner unit, capable of controlling the blocking of certain data area during execution of input-output outputs, and component for exchanging messages, providing for transmission of at least one message with blocking request, permission of blocking, blocking removal request and blocking removal signal, and also input-output component, while any image of aforementioned data area, received by instant copying thereof, is maintained as coherent relatively to data area itself, and input-output component may position previous direct confirmation, that this data area remains coherent to any such image, to cash-memory, and may perform input-output operations on basis of aforementioned previous direct confirmation. Method describes operation of aforementioned device. Software product for computer is realized on machine-readable carrier and contains a program recorded thereon, realizing operations of aforementioned method.

EFFECT: expanded functional capabilities.

3 cl, 3 dwg

FIELD: engineering of means for pausing execution of a stream until certain memory access occurs.

SUBSTANCE: in one variant of realization, processor contains a set of executive devices, capable of executing a set of streams. First stream includes a command, which determines the address being tracked. Logical pausing means pause execution of first stream, and monitor causes renewal of first flow as reaction to access of given address being tracked.

EFFECT: increased processor productiveness.

5 cl, 14 dwg

FIELD: methods for automatic execution of a program, connected to data file, when data file and program being executed are positioned on different computer units.

SUBSTANCE: in methods, program being executed is accessed through graphic image of data file type, realized in the network, which includes client system and a set of server systems. Client system receives the scheme, which determines connection between the set of programs being executed and corresponding set of data file types. Graphic image of data files is displayed, information about selection of graphic image of data file is received from server system, on basis of it program to be executed is selected and executed.

EFFECT: increased productivity of system due to distributed execution of programs.

9 cl, 19 dwg, 3 tbl

FIELD: method and system for providing user interface information to client.

SUBSTANCE: in accordance to the invention, access system contains registration mechanism. Client environment for automatic processing of user interface receives registration information from the client and transmits user interface information after receipt. Server for automatic processing of user interface receives registration information from client environment for automatic processing of user interface and notifies processor of user interface about registration, and also receives user interface information from user interface processor. The server contains filtration device for filtering out information of no interest to client, and notification device for notifying the client about information which is of interest to the client.

EFFECT: ensured capacity for filtration and coordination of excessive and disorienting notifications.

2 cl, 11 dwg

FIELD: telecommunications.

SUBSTANCE: device contains a set of central processor units, which are assigned a common external up address in telecommunication network which allows packet data. IP messages, addressed to a network element, are received, and received IP messages which contain first messages are identified. First value is identified in first message and first message is transmitted to central processor unit on basis of identified first value, if identified first value is not equal to zero.

EFFECT: ensured load balancing for central processor when using several types of traffic.

3 cl, 3 dwg

Up!