The generator of the ensemble of signals

 

(57) Abstract:

The generator of the ensemble of signals relates to techniques for forming the nonlinear frequency and time signal (NCVS) and can be used in communication systems. Achievable technical result is to increase the generated ensemble NCVS and improving the noise immunity of information transmission. The generator of the ensemble of signals comprises a generator of clock pulses, three counters, two registers, modulo a Prime number, the decoder and block high frequency generators. table 2., 2 Il.

The invention relates to a technique of forming a non-linear frequency and time signal (NCVS) and can be used in communication systems to improve protection of information transfer.

Known regular methods for constructing ensemble UNEF obtained on the basis of theory of numbers [1, 2] , which, on the one hand, use the table of primes and their smallest primitive roots, and on the other hand, are associated with large volumes of time-consuming computations algoritmizirovannoe ways. In addition, methods of construction elements UNEF associated with the estimation of the rooti+jwhere i is the number of FWM, j is the number of temporary INEM modern computers.

A disadvantage of the known device consists in the lack of structural secrecy generated signals and a small volume of the ensemble of generated signals.

Closest to the claimed generator is a former multi-frequency signal waveguide. St. N 1406708, H 03 B 19/00, 1988)/. The disadvantages of this device include insufficient structural secrecy generated signals and a small amount of the ensemble of generated signals.

The invention is aimed at improving the structural secrecy of the generated signals by increasing the ensemble of signals and organize them by nonlinear laws.

A similar problem arises in the development of noise-immune data transmission systems using frequency and time signals.

The ensemble of nonlinear frequency and time signal (NCS) (see tab. 1) in the proposed device constructed in accordance with the additive group of simple Galois fields and is determined by the expression:

q (ks, i+1) = (q(ksi) + s) mod p,

where q (ks, i+1) - subsequent element value NCVS;

q(ksi) is the previous value of the element NCVS, q(Os, O)=O;

S - shaping element, s = 1, 2,.,(p-1);

ks- NOCs (the column number),

i = 0,1,2,.,(p-1);

p is a Prime number.

The essence of the invention lies in the fact that from a well-known shaper of the multi-frequency signal, comprising a generator of clock pulses, the output of which is connected to the counting input of the first counter, the second counter, the first register, the proposed generator ensemble of signals is characterized by the fact that increasing structural secrecy signals is achieved by the introduction of a modulo a Prime number, the third counter, a second register, a decoder, a block of high-frequency generators, tires "setup" and "From the message source", and the counting input of the third counter connected to the output of the second counter, the information outputs of which are connected to information inputs of the second register, the counting input of a second counter connected to the output of the first counter, the information outputs of the third counter connected to the first information input of the adder modulo a Prime number, the second information input of which is connected to the information output of the second register, the information outputs of the modulo Prime numbers are connected to information inputs of the first and second registers, the output clock pulses Sosina "setup" are connected with the inputs of the installation to its original state first, the second, the third counter, the first and second registers, the bus From the source of the message" connected to information inputs of the second register, second and third counters, information outputs of the first register is connected to information inputs of the decoder, the outputs of which are connected to the inputs of a block of high-frequency generators whose outputs are the outputs of the generator of the ensemble of signals.

Structural circuit diagram of the generator of the ensemble of signals shown in Fig. 1, in Fig. 2 presents a plot of the voltage at the output of the respective blocks explaining the principle of operation of the generator, and table. 1 shows the ensemble NWS generated by this device.

The generator of the ensemble of signals contains the unit 1 high-frequency generators 10-1n-1the decoder 2, the generator 3 clock pulses, a first counter 4, the second counter 5, the first register 6, an adder 7 modulo a Prime number, the second register 8, the third counter 9, tires "setup" and "From the message source".

The generator of the ensemble of signals is as follows.

Ensemble NWS generated by the proposed device is shown in the table. 1 for primes p = 11.

In source the register 8 (Fig.2, b, C, W, g) are set in the zero state, and the third counter 9 is written the value of the first constituent element of s= 1 (Fig.2, d). Thus, the first counter 4, which counts the number of elements in NCVS, it will capture the value of i = 0, the second counter 5, which considers non NCVS, it will capture the value of ks= 0, and the second register 8 is written the value of q(0s0)=0.

Under the action of each clock pulse from the output of the generator 3 clock pulses (Fig. 2, and the contents of the first register 6 to the input of the decoder 2, which includes a certain high frequency generator unit 1 high-frequency generators, and will generate a fixed frequency corresponding to the element NCVS. In the adder 7 modulo a Prime number (Fig.2, C) performing the summation modulo a Prime number p, at each step of operation of the device is summed value of the previous element q(ksi) NCS recorded in the second register 8 with the value of the constituent element of s= 1, recorded in the third counter 9. The result of the addition, i.e., the value of the following element q(ksi+l) NCVS, from the output of the adder 7 modulo a Prime number is written to the second register 8 and to the first register 6 and is supplied to whlse, which corresponds to the formation of one NCVS (one line), pulse overflow output of the first counter 4 is fed to the input of the second counter 5 (Fig.2), increasing its contents by one. The value of the new rooms NCS (k=1) from the second counter 5 is written into the second register 8 (Fig.2, g), then begins the process of forming another NCVS.

When receiving the second counter 5 p pulses, which corresponds to the formation of all p NCVS for this constituent element of s = 1, the output of the second counter 5 will appear in the pulse overflow (Fig.2, d), which increases the value of the third counter 9 by one, writing the following value constituent element of s = 2, and the second counter 5 is set to the initial state.

When entering ((p - 1) p p) clock pulses at the output of the device will be formed the entire ensemble NCVS for a given Prime number p.

If the device is used to transmit a particular message, then the bus From the source message to the second counter 5 and respectively to the second register 8 is written the number NCS, and the third counter 9 will be written the value of the constituent element that will ensure the formation of a specific NCVS corresponding to peredavaemogo L=p=11 elements in NCVS, equal

V1=p (p-1)=110

Thus, the proposed device allows to significantly increase the volume of the ensemble of signals that can increase the secrecy of the ensemble of nonlinear frequency-temporal signals. In addition, the introduction of zero element simple Galois fields, which performs the functions of the constituent element in the algorithm NWS, also increases the structural secrecy of the generated nonlinear frequency-temporal signals.

Sources of information

1. Interference protection radio systems with complex signals / G. I. Tuzov, V. A. Sivov, V. I. Prytkov and others; Ed. by G. I. Tuzov. -M.: Radio and communication, 1985.-264 S.: S. 29-30.

2. Varakin L. E. communication Systems with noise-like signals. - M.: Radio and communication, 1985. - 384 S.: S. 136-141.

The generator of the ensemble of signals containing serially connected clock and the first counter, the second counter, the first register, characterized in that it introduced modulo a Prime number, the third counter, the second register, a decoder, a block of high-frequency generators, bus "setup" and bus "From the message source, and the output of the generator of clock pulses is connected to the clock inputs of the first the second input of the second counter, the output of which is connected to a counter input of the third counter, the bus "setup" are connected with the inputs of the installation to its original state of the first counter, a second counter, the third counter, a first register and a second register, the bus From the source of the message" connected to information inputs of the second register, second and third counters, information outputs of the second counter connected to information inputs of the second register, the information outputs of the third counter connected to the first information input of the adder modulo a Prime number, the second information input of which is connected to the information output of the second register, information outputs of the modulo Prime numbers are connected to information inputs of the first and second registers, the information outputs of the first register is connected to information inputs of the decoder whose outputs are connected to inputs of a block of high-frequency generators, the outputs of the block of high-frequency generators are the outputs of the generator of the ensemble of signals.

 

Same patents:

The invention relates to the field of telecommunication and can be used to create equipment digital multi-channel transmission systems with time division channels

The invention relates to electrical engineering and can be used in systems for receiving and processing information

The invention relates to a pulse technique and can be used as a shaper of stable pulses of duration for different measuring transducers, timer, etc

The invention relates to a Converter equipment and can be used as a master oscillator in multichannel systems of automatic regulation and control

The invention relates to a Converter equipment and can be used as a master oscillator in multichannel systems of automatic regulation and control

The invention relates to a device for generating short pulses of high voltage, which can be used, for example, the ignition pulse periodic electrical discharges, such as pulsed corona discharge or pulsed barrier discharge

The invention relates to a device for generating short pulses of high voltage, which can be used, for example, the ignition pulse periodic electrical discharges, such as pulsed corona discharge or pulsed barrier discharge

The invention relates to a pulse technique and can be used to power pulsed electron beam accelerators, sources of x-ray and neutron radiation, lasers, as well as for surface treatment of various materials

The invention relates to a pulse technique

The invention relates to a pulse technique

The invention relates to a power supply and is designed to supply electric power klystrons and similar devices

The oscillator // 2134483
The invention relates to equipment for welding and serves to facilitate the initiation and stabilization of the arc when welding

FIELD: measurement technology; pulse stream generators.

SUBSTANCE: proposed Poisson pulse stream generator has k + 1 memory devices, comparison unit, k digital-to-analog converters, control circuit, register, counter, selector, k bell-shaped pulse generators, adder, voltage-to-current converter, and clock generator.

EFFECT: enlarged generation range of pulses adequate to ionization chamber signals.

1 cl, 2 dwg

FIELD: digital pulse engineering.

SUBSTANCE: proposed device designed for shaping pulses of desired length for each of three events during power turn-on in response to off-operation button signal incorporating provision for chatter elimination in case of skip or stop of changes in input pulses on detection enabling has first and second monostable restart multivibrators 1, 4, off-operation button 2, flip-flop 3, shaper 5 of signal responding to button-provided power turn-on which is built around capacitor 12, resistors 13, 14, diode 15 and two NAND gates 6,7, as well as AND gate 8, controllable pulse generator 9, logical 1 input, pulse signal input 10, and control input 11. Controllable pulse generator 9 is built around AND gate 16, NAND gate 17, resistors 18, 19, and capacitor 20. Device can shape input pulse during power turn-on period and function as hardware watch timer implemented in the course of forward and backward automatic interaction with system microcontroller.

EFFECT: enlarged functional capabilities of device.

1 cl, 1 dwg

Flip-flop device // 2248662

FIELD: pulse engineering, computer engineering, and control systems.

SUBSTANCE: proposed device has RS flip-flop 1, two NAND gates 2, 3, EXCLUSIVE OR gate 4, inverter 5, four resistors 6 through 9, capacitor 10, memory item 11 built around magnetic core with rectangular hysteresis loop that carries write and read coils, two diodes 12, 13, control input 14, and common bus 15.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248663

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flop 1, EXCLUSIVE OR gates 2,3, NOR gates 4, 5, inverters 6, 7, 8, diodes 15, 16, resistors 9 through 12, capacitors 13, 14, memory items 17, 18 built around magnetic cores with rectangular hysteresis loop and single coil, input bus 19, and common bus 20. Combining write and read coils of memory items 17 and 18 makes it possible to increase coil number of write and read coils by 1.5 times, in each of half-coils of memory items 17 and 18, which reduces magnetizing current through cores of memory items 17 and 18 by approximately 1.5 times due to enhancing ratings of limiting resistors 11 and 12.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248663

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flop 1, EXCLUSIVE OR gates 2,3, NOR gates 4, 5, inverters 6, 7, 8, diodes 15, 16, resistors 9 through 12, capacitors 13, 14, memory items 17, 18 built around magnetic cores with rectangular hysteresis loop and single coil, input bus 19, and common bus 20. Combining write and read coils of memory items 17 and 18 makes it possible to increase coil number of write and read coils by 1.5 times, in each of half-coils of memory items 17 and 18, which reduces magnetizing current through cores of memory items 17 and 18 by approximately 1.5 times due to enhancing ratings of limiting resistors 11 and 12.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248664

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 3, 16, EXCLUSIVE OR gates 1, 2, NAND gates 5, 6, NOR gates 10, 11, resistors 4, 7, 12, 13, capacitors 14, 15, memory items 8, 9 built around magnetic core with rectangular hysteresis loop and single center-tapped coil, input bus 21, and common bus 22. Combining read and write coils of memory items 8, 9 makes it possible to increase turn number in read and write coils by 1.5 times, in each of half-coils of memory items 8 and 9, which reduces magnetizing current through cores of memory items 8 and 9 approximately by 1.5 times due to enhancing ratings of limiting resistors 4 and 7.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248664

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 3, 16, EXCLUSIVE OR gates 1, 2, NAND gates 5, 6, NOR gates 10, 11, resistors 4, 7, 12, 13, capacitors 14, 15, memory items 8, 9 built around magnetic core with rectangular hysteresis loop and single center-tapped coil, input bus 21, and common bus 22. Combining read and write coils of memory items 8, 9 makes it possible to increase turn number in read and write coils by 1.5 times, in each of half-coils of memory items 8 and 9, which reduces magnetizing current through cores of memory items 8 and 9 approximately by 1.5 times due to enhancing ratings of limiting resistors 4 and 7.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

FIELD: computer science.

SUBSTANCE: device has random numbers source, N-digit selector-multiplexer, RAM, ranges control block, generations number control block, J-input OR element, AND elements block. Because series of given values of data set is broken in ranges and frequency of their appearance is set within certain limits, random series is generated with distribution law, presented in form of ranges.

EFFECT: broader functional capabilities.

3 cl, 7 dwg

Flip-flop device // 2250554

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 1, 2 built around NOR gates 22, 23, 26, 27, and also NOR gates 4, 5, control device 3, diodes 10, 11, resistors 12 - 17, capacitors 6 - 9, memory elements 18, 19 built around rectangular hysteresis loop cores each incorporating write winding and read winding, at least one input bus 20, and common bus 21. Newly introduced in device are RS flip-flop 2, diodes 10, 11, and capacitors 8, 9).

EFFECT: enhanced immunity to persistent intensive noise.

1 cl, 2 dwg

Up!