The generator burst

 

(57) Abstract:

Usage: to stabilize a given level of output voltage with change in the voltage of the power source and power consumption. Objective - development of the generator burst engaged in the stabilization of a given level of output voltage when changing the power consumption and voltage of the power source and with improved efficiency. The purpose is due to the fact that the generator burst imposed load, the Zener diode, the second and third transistors, the emitter of the first of which is connected through the first capacitor with a common bus and directly to the second terminal of the secondary winding of the pulse transformer, the collector - bus power supply and the first resistor, the second terminal of which is connected to the base of the second transistor and the collector of the third transistor, the emitter of which is connected to a common bus, the base with the anode of the Zener diode, the cathode of which is connected with the first pins and second load capacitor, and the cathode of the diode, the anode of which is through the output winding of the pulse transformer is connected to the collector of the first transistor, and the second the conclusions of the load and the second capacitor connection is the users of the voltage.

Known generator of the pulse packet containing a transistor, the emitter of which is connected to the shared bus, and between the collector and the power bus included the primary winding of the pulse transformer, one terminal of the secondary winding of which is connected to the base of the transistor, the output winding of the pulse transformer, the device is activated by a capacitor connected at one end to the power bus and the other to the output bus, the circuit of the parallel-connected resistor and capacitor, one point lead connections which are connected to the power bus [1]

However, this generator burst has a low stability of the forming pulse packet when the change of the ambient temperature and voltage of the power source.

The closest technical solution is the generator of the pulse packet containing a transistor, the emitter of which is connected to the shared bus, and between the collector and the power bus included the primary winding of the pulse transformer, one terminal of the secondary winding of which is connected to the base of the transistor, the output winding of the pulse transformer, the device is activated by a capacitor connected at one end to the power bus and the other to the output bus, chain of vapor is the point of connection of the other of the terminals of the resistor and capacitor connected findings of two diodes, included in the forward direction to the base current of the transistor, the second set of conclusions which are connected with the base of the transistor and the other terminal of the secondary winding of pulse transformer [2]

However, the proposed generator burst has a low efficiency, and using it as a voltage Converter it does not stabilize a given level of output voltage with change in power consumption.

The technical challenge is to develop a generator of the pulse packet, performing the stabilization of a given level of output voltage when changing the power consumption and voltage of the power source and with improved efficiency.

The technical problem is achieved by the fact that the generator burst imposed load, the Zener diode, the second and third transistors, the emitter of the first of which is connected through the first capacitor with a common bus and directly to the second terminal of the secondary winding of the pulse transistor, the collector of the power bus and to the first output resistor, the second terminal of which is connected to the base of the second transistor and the collector of the third transistor, the emitter of which is connected to a common bus, the method diode, the anode of which is through the output winding of the pulse transformer is connected to the collector of the first transistor, and the second the conclusions of the load and a second capacitor connected to a common bus.

The generator burst, a block diagram is shown in the drawing, includes a transistor 1, the emitter of which is connected to the shared bus 2, and between the collector and the power bus 3 on the primary winding 4 of the pulse transformer 5, one terminal of the secondary winding 6 which is connected to the base of transistor 1, the output winding 7 of the pulse transformer 5 is connected at one end to the collector of the transistor 1, and the other via included in the forward direction of the diode 8 to the first terminals of the capacitor 9 and the load 10, and also to the cathode of the Zener diode 11, the anode of which is connected to the base of the second transistor 12, the emitter of the second transistor 12 is connected to the shared bus 2, and the collector through a resistor 13 to the power bus 3, and also to the base of the third transistor 14, the collector of which is connected to the power bus 3, and the emitter to the second terminal of the secondary winding 6 of the pulse transformer 8 and through a capacitor 15 to the common bus 2 is connected to the second terminals of the capacitor 9 and the load 10.

The generator of the pulse packet p is the ut 10 (which is determined by the degree of discharge of the capacitor 9), less from the specified nominal Zener diode 11 and the transistor 12 is in the closed state. While transistors 14 and 1 open. In the collector circuit of the transistor 1 causes the current. The increasing collector current through the transformer will induce a voltage in the winding 6 of such polarity that contributes to the further opening of the transistor 1. The transistor 1 avalanche opens up to full saturation, and the current positive feedback charges the capacitor 15 and supports the transistor 1 in the open state. The voltage produced by the generator burst, when the load is not applied, as the voltage induced in the winding 7 of the pulse transformer 5 is connected in series with the winding 4, keep in a closed state, the diode 8.

After the capacitor 15 is fully charged to the voltage on the winding 6, the current through it will stop and the transistor 1 abruptly closes constant voltage on the capacitor 15, which has a negative polarity relative to the base. When the supply voltage is summed with EMF arising on the windings 4 and 7, and through the open diode 8 is applied to the load 10 and the capacitor 9, charging him.

The General 15 may not oppose the "plus", coming from the emitter of transistor 14: transistor 1 instantly opens, in the collector circuit appears current and the processes described above are repeated.

The generator burst will generate a sequence of pulses, the duration and the pause between them will depend on the size of the load, the degree of discharge of the capacitor 9 and the voltage of the power source.

When the charge of the capacitor 9 to a voltage equal to the specified nominal Zener diode 11 is opened. When the transistor 12 is opened and the transistor 14 is closed. The generation of pulses is terminated.

Sources of information

1. Patent Germany N 2347483, CL 21 and 36/02, 1974.

2. A. S. USSR N 550760, CL H 03 K 3/30, BI 10, 1977.

The generator of the pulse packet containing the first transistor, the emitter of which is connected to a common bus, the collector through the primary winding of the pulse transformer is connected to the power bus, the first terminal of the secondary winding of which is connected to the base of the first transistor, diode, two capacitor, resistor, characterized in that it introduced the load, the Zener diode, the second and third transistors, the emitter of the first of which is connected through the first capacitor with a common bus and Neelam output resistor, the second output of which is connected to the base of the second transistor and the collector of the third transistor, emitter of which is connected to a common bus, the base with the anode of the Zener diode, the cathode of which is connected with the first pins and second load capacitor, and the cathode of the diode, the anode of which is through the output winding of the pulse transformer is connected to the collector of the first transistor, and the second the conclusions of the load and a second capacitor connected to a common bus.

 

Same patents:

Switching device // 2087070
The invention relates to a high-current semiconductor technology and can be used in power supplies for high power lasers and accelerators, as well as in the Converter equipment is used as a switching device
The pulse generator // 2087069
The invention relates to a pulse technique, namely the pulse generator, based on a trigger and can be used mainly in electronic devices operating under the influence of impulse noise

The invention relates to the field of pulse technique and can be used in control devices and information processing, as well as in medicine in Fes, organs and tissues with accurate modeling of physiological process

The invention relates to a Converter equipment and can be used as a power source of electroflocculation

Pulse modulator // 2079967
The invention relates to the field of pulse technique and can be used to modulate various radio devices

The invention relates to a program-temporary devices, systems and control and may find application in various engineering industries

The invention relates to a Converter equipment and can be used as a power source of electroflocculation

FIELD: measurement technology; pulse stream generators.

SUBSTANCE: proposed Poisson pulse stream generator has k + 1 memory devices, comparison unit, k digital-to-analog converters, control circuit, register, counter, selector, k bell-shaped pulse generators, adder, voltage-to-current converter, and clock generator.

EFFECT: enlarged generation range of pulses adequate to ionization chamber signals.

1 cl, 2 dwg

FIELD: digital pulse engineering.

SUBSTANCE: proposed device designed for shaping pulses of desired length for each of three events during power turn-on in response to off-operation button signal incorporating provision for chatter elimination in case of skip or stop of changes in input pulses on detection enabling has first and second monostable restart multivibrators 1, 4, off-operation button 2, flip-flop 3, shaper 5 of signal responding to button-provided power turn-on which is built around capacitor 12, resistors 13, 14, diode 15 and two NAND gates 6,7, as well as AND gate 8, controllable pulse generator 9, logical 1 input, pulse signal input 10, and control input 11. Controllable pulse generator 9 is built around AND gate 16, NAND gate 17, resistors 18, 19, and capacitor 20. Device can shape input pulse during power turn-on period and function as hardware watch timer implemented in the course of forward and backward automatic interaction with system microcontroller.

EFFECT: enlarged functional capabilities of device.

1 cl, 1 dwg

Flip-flop device // 2248662

FIELD: pulse engineering, computer engineering, and control systems.

SUBSTANCE: proposed device has RS flip-flop 1, two NAND gates 2, 3, EXCLUSIVE OR gate 4, inverter 5, four resistors 6 through 9, capacitor 10, memory item 11 built around magnetic core with rectangular hysteresis loop that carries write and read coils, two diodes 12, 13, control input 14, and common bus 15.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248663

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flop 1, EXCLUSIVE OR gates 2,3, NOR gates 4, 5, inverters 6, 7, 8, diodes 15, 16, resistors 9 through 12, capacitors 13, 14, memory items 17, 18 built around magnetic cores with rectangular hysteresis loop and single coil, input bus 19, and common bus 20. Combining write and read coils of memory items 17 and 18 makes it possible to increase coil number of write and read coils by 1.5 times, in each of half-coils of memory items 17 and 18, which reduces magnetizing current through cores of memory items 17 and 18 by approximately 1.5 times due to enhancing ratings of limiting resistors 11 and 12.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248663

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flop 1, EXCLUSIVE OR gates 2,3, NOR gates 4, 5, inverters 6, 7, 8, diodes 15, 16, resistors 9 through 12, capacitors 13, 14, memory items 17, 18 built around magnetic cores with rectangular hysteresis loop and single coil, input bus 19, and common bus 20. Combining write and read coils of memory items 17 and 18 makes it possible to increase coil number of write and read coils by 1.5 times, in each of half-coils of memory items 17 and 18, which reduces magnetizing current through cores of memory items 17 and 18 by approximately 1.5 times due to enhancing ratings of limiting resistors 11 and 12.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248664

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 3, 16, EXCLUSIVE OR gates 1, 2, NAND gates 5, 6, NOR gates 10, 11, resistors 4, 7, 12, 13, capacitors 14, 15, memory items 8, 9 built around magnetic core with rectangular hysteresis loop and single center-tapped coil, input bus 21, and common bus 22. Combining read and write coils of memory items 8, 9 makes it possible to increase turn number in read and write coils by 1.5 times, in each of half-coils of memory items 8 and 9, which reduces magnetizing current through cores of memory items 8 and 9 approximately by 1.5 times due to enhancing ratings of limiting resistors 4 and 7.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

Flip-flop device // 2248664

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 3, 16, EXCLUSIVE OR gates 1, 2, NAND gates 5, 6, NOR gates 10, 11, resistors 4, 7, 12, 13, capacitors 14, 15, memory items 8, 9 built around magnetic core with rectangular hysteresis loop and single center-tapped coil, input bus 21, and common bus 22. Combining read and write coils of memory items 8, 9 makes it possible to increase turn number in read and write coils by 1.5 times, in each of half-coils of memory items 8 and 9, which reduces magnetizing current through cores of memory items 8 and 9 approximately by 1.5 times due to enhancing ratings of limiting resistors 4 and 7.

EFFECT: reduced input current from power supply.

1 cl, 1 dwg

FIELD: computer science.

SUBSTANCE: device has random numbers source, N-digit selector-multiplexer, RAM, ranges control block, generations number control block, J-input OR element, AND elements block. Because series of given values of data set is broken in ranges and frequency of their appearance is set within certain limits, random series is generated with distribution law, presented in form of ranges.

EFFECT: broader functional capabilities.

3 cl, 7 dwg

Flip-flop device // 2250554

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 1, 2 built around NOR gates 22, 23, 26, 27, and also NOR gates 4, 5, control device 3, diodes 10, 11, resistors 12 - 17, capacitors 6 - 9, memory elements 18, 19 built around rectangular hysteresis loop cores each incorporating write winding and read winding, at least one input bus 20, and common bus 21. Newly introduced in device are RS flip-flop 2, diodes 10, 11, and capacitors 8, 9).

EFFECT: enhanced immunity to persistent intensive noise.

1 cl, 2 dwg

Flip-flop device // 2250554

FIELD: pulse engineering.

SUBSTANCE: proposed flip-flop device has RS flip-flops 1, 2 built around NOR gates 22, 23, 26, 27, and also NOR gates 4, 5, control device 3, diodes 10, 11, resistors 12 - 17, capacitors 6 - 9, memory elements 18, 19 built around rectangular hysteresis loop cores each incorporating write winding and read winding, at least one input bus 20, and common bus 21. Newly introduced in device are RS flip-flop 2, diodes 10, 11, and capacitors 8, 9).

EFFECT: enhanced immunity to persistent intensive noise.

1 cl, 2 dwg

Up!