The signal generator faber - sauder

 

(57) Abstract:

The invention relates to automation and computer engineering and can be used to generate linearly independent functions. The aim of the invention is to simplify when the value of m 6. The generator comprises a generator of clock pulses, bit binary counter, m+1 integrators, m-1 groups of keys and m-2 group elements GI 1 Il.

The invention relates to the field of automatic control and computer science, and is intended for the formation of independent functions Faber-Sauder either independently or as part of a spectrum analyzer.

The aim of the invention is to simplify when m 6 function generator Faber-Sauder.

The aim is achieved in that the function generator Faber-Sauder comprising a generator of clock pulses, the m-bit binary counter, m+1 integrators, m-1 groups of keys and n-2 group elements And, moreover, the input and output of the first integrator connected to the output of a single level and the first output of the generator, respectively, the output of the generator of clock pulses is connected to the counter input of the j-th direct bit output of which is connected to the input of the i-th integrator (j = ), the output of the second integrator aglaeca the first group, information inputs are connected to the output of the third integrator, the control inputs of the first and second keys of the first group are connected respectively with direct and inverse outputs of the first class counter, the outputs of all groups of keys with the second (m-1)-th are from the fifth to the 2mth outputs of the generator, the information input keys k-th group (k = ), containing 2kkeys, connected to the output of the (k+2)-th integrator, direct k-th digit of the counter is connected with the first inputs (2i - 1)-th element of the k-th group (i=), containing 2kelements And the first input of the 2i-th element of the k-th group is connected to the inverse output of the k-th digit counter, direct the output of the second discharge which is connected to the first input (2i-1) th element And the first group, the first input of the 2i-th element And the first group is connected to an inverted output of the second digit counter, a second input (2i-1)-th and 2i-th elements And the first group are connected respectively with direct and inverse outputs of the first digit counter, a second input (2i-1)th and 2i-th elements And k-1 groups connected to the output of the i-th element And the (k-1)-th group, the control input of the i-th key the k-th group is connected to the output of the i-th element of the l-th group (l=).

The function generator Faber-Sauder designed the pulses, the four-digit binary counter 2, an input connected to the output of the generator 1, the three groups of keys with two, four and eight keys 4, respectively, in the group, two groups of elements And with four or eight elements And 3 in the group of five integrators 5. The input 6 of the first integrator 5 is connected to a source of a constant level, and its output 7 is the first output of the function generator Faber-Sauder. In the first group of keys containing two keys 4, an information input connected to the output of the third integrator 5 and the control - direct and inverse outputs of the first (senior) class count 2. The input of the second integrator 5 is connected to the direct output of the first digit counter 2, and its output 8 is the second output of the generator. The input of the third integrator 5 is connected to the direct output of the second digit counter 2. The outputs 9 and 10 keys 4 of the first group is the third and fourth outputs of the generator. The information inputs of the second group of keys containing four key 4, is connected to the output of the fourth integrator 5, and control - with the outputs of the elements And 3 of the first group, containing four elements I. the Outputs of the elements And 3 of the first group are paired with the first inputs of the second group of elements And, second input kotoryu And 3 of the first group are connected respectively with direct and inverse outputs of the first digit counter 2, and the second - with direct and inverse outputs of the second discharge of the same counter. The information inputs of the third group of keys containing eight keys 4, is connected to the fifth output of the integrator 5 and the control inputs to the outputs of elements And 3 of the second group. The inputs of the fourth and fifth integrator 5 are connected respectively with the direct output of the third and fourth digits of the counter 2. Outputs 11-22 keys 4 the second and third groups are, respectively, from the fifth to the sixteenth outputs of the generator.

The function generator Faber-Sauder operates in the following way

In the beginning of clock pulses output from the clock generator 1 is fed to the input a four-digit binary counter 2, which starts generating functions Rademacher R1, R2, R3and R4that are fed to the inputs of the integrators 5. Simultaneously to the input 6 of the first integrator 5 is fed the output signal from the DC level (voltage), so its output 7 remove the first function Faber-Sauder. The Rademacher functions are integrated by the integrators 5, and at their outputs appear integral functions Rademacher S1, S2, S3and S4. The first of them, S1, the s functions S2, S3and S4share, respectively, at two, four and eight parts and thus form other functions Faber-Sauder. The integral function of S2served on informational inputs of the first group of keys containing two keys 4 control inputs which serve respectively the direct and inverse functions Rademacher R1than is dividing the integral of the function S2into two parts. As a result of the outputs 9 and 10 keys 4 receive the third and fourth functions Faber-Sauder. Integral function Rademacher S3served on informational inputs of the second group of keys containing four key 4 control inputs which serves the function with outputs of elements And 3 of the first group, containing the four elements And 3, which are connected to the four-digit binary counter 2 so that the control inputs of the keys 4 are served according to the function R1R2, R, and are dividing the integral of the function S3into four parts. As a result, the outputs 11, 12, 13 and 14 elements 4 of the second group receive the fifth, sixth, seventh and eighth functions Faber-Sauder. Similarly, the outputs 15-22 third group of keys 4 are obtained from ninth on shestnadcatiletie to its original state.

The SIGNAL GENERATOR FABER - SAUDER comprising a generator of clock pulses, the m-bit binary counter, m + 1 integrators, m - 1 groups of keys and m - 2 group elements And, moreover, the input and output of the first integrator is connected to the input of a single level and the first output of the generator, respectively, the output of the generator of clock pulses is connected to the counter input of the j-th direct bit output of which is connected to the input of the j-th integrator

< / BR>
the output of the second integrator is the second output of the generator, the third and fourth outputs of which are connected to the outputs of the first and second keys of the first group of information inputs of which are connected with the output of the third integrator, control inputs, respectively, direct and inverse outputs of the first class counter, the outputs of all groups of keys with the second (m - 1)-th are from the fifth to the 2nth outputs of the generator, characterized in that, to simplify, if m is 6, the information input keys k-th group,

< / BR>
contains 2kkeys, connected to the output of the (k + 2)-th integrator, direct k-th digit of the counter is connected with the first inputs (2i - 1)-th element of the k-th group

< / BR>
contains 2kelements And the first input of the 2i-th element of the k-th group of the (2i - 1)-th element And the first group, the first input of the 2i-th element And the first group is connected to an inverted output of the second digit counter, a second input (2i-1)-th and 2i-th elements And the first group are connected respectively with direct and inverse outputs of the first digit counter, a second input (2i - 1)-th and 2i-th element And the k-th group is connected to the output of the i-th element And the (k - 1)-th group, the control input of the i-th key the k-th group is connected to the output of the i-th element of the l-th group

 

Same patents:

The invention relates to automatic control and computer engineering and is intended to generate orthogonal signals

The invention relates to automation and computer engineering and can be used in stochastic functional converters, stochastic computing devices in a probabilistic modeling and stochastic data processing

The invention relates to automatic control and computer engineering

The invention relates to automatic control and computer engineering and can be used in the devices of spectral analysis and communication to generate orthogonal signals

The invention relates to automation and computer engineering and can be used to create a generator equipment multi-channel communication systems

The invention relates to automation and computer engineering and can be used to create a generator equipment multi-channel communication systems

The invention relates to automatic control and computer engineering and can be used to build generators systems discrete orthogonal signals

The invention relates to automatic control and computer engineering

The invention relates to automatic control and computer engineering and is intended to generate orthogonal signals

FIELD: physics, computation equipment.

SUBSTANCE: generator of discrete orthogonal multilevel signals includes pacing generator, frequency splitter, Walsh function generation unit, three multiplier groups, 'NOT' element, switchboard, two control signal generation units, and amplifiers with variable amplification gain. Pacer generator output is connected to input of frequency splitter, output of which is connected to clock input of Walsh function generation unit, to first input of each multiplier of first group, and via 'NOT' element to first input of each amplifier of second group, to clock inputs of control signal generation units. Outputs of Walsh function generation unit are connected to first input of corresponding amplifier from third group, to master input of switchboard, and to data input of switchboard respectively. Switchboard output is connected to second inputs of all third group amplifiers. Output of one of the third group amplifiers is connected to second outputs of respective amplifiers from the first and second groups. Outputs of amplifiers from the first and second groups are connected to inputs of respective amplifiers with variable amplification gain. Outputs of control signal generation units are connected to master inputs of amplifiers with variable amplification gain, outputs of which are the device outputs.

EFFECT: enhanced jamming resistance of generated discrete orthogonal signals.

4 dwg, 2 tbl

FIELD: information technology.

SUBSTANCE: device has two counters, a group of AND elements, two half adders, a flip flop, four AND elements, two OR elements, two registers, three random pulse sequence generators, a bidirectional counter and a memory element.

EFFECT: broader functional capabilities owing to successive generation of Walsh functions with a random number, random pause between functions, with random phase shift of the generated Walsh functions and with random polarisation of Walsh functions in direct or inverted form.

1 dwg, 1 tbl

FIELD: electricity.

SUBSTANCE: generator of discrete orthogonal signals comprises a driving oscillator, a unit of Walsh functions generation, an element of single-sided conductivity, a four-digit cyclic shift register, a double-input commutator, a controller inverter and 2n group multipliers.

EFFECT: increased energetic security of signals generated by a generator.

8 dwg, 3 tbl

FIELD: radio engineering, communication.

SUBSTANCE: shaping device of discrete orthogonal multilevel signals includes two switching devices and a signal delay unit. The fifth output of the Walsh function shaping unit is connected to control inputs of the first and the second switching devices, the fifth and the fifteenth outputs of the Walsh function shaping unit are connected to upper and lower information inputs of the first switching device respectively, the fifth and the thirteenth outputs of the Walsh function shaping unit are connected to upper and lower information inputs of the second switching device respectively; output of the second switching device is connected to input of the signal delay unit; the second output of the Walsh function shaping unit is connected to control input of the third switching device; outputs of the first switching device and the signal delay unit are connected to information inputs of the third switching device; output of the third switching device is connected to the first inputs of all multipliers; output of Walsh i-function of the Walsh function shaping unit is connected to the second inputs of all the multipliers; outputs of the multipliers are outputs of the shaper of discrete orthogonal functions.

EFFECT: increasing interference immunity of shaped discrete orthogonal signals.

3 dwg

FIELD: physics.

SUBSTANCE: generator contains a clock generator (1), a Walsh function generating unit (2), a pulse driver (3), a trigger (4), the first switch (5), the second switch (6), an adder (7), 2n multipliers (8) of the first group,2n multipliers (9) of the second group,2n-1-bit cyclic shift register (10), a controlled inverter (11), a frequency divider (12), a four-bit cyclic shift register (13), the first additional key (14), the second additional key (15), the third additional key (16), the fourth additional key (17), and a four-input adder (18).

EFFECT: expansion of functionality.

1 dwg

Up!