# The forming device functions faber-sauder

(57) Abstract:

The invention relates to automatic control and computer engineering. The aim of the invention is to expand the functional capabilities of the device due to the possibility of forming a complete system of functions Faber-Sauder. The aim is achieved in that the forming device functions Faber-Sauder containing the oscillator, m - 1 adders modulo two ( 2^{m}-1 - the number of generated functions), the group of m blocks of the level shifter, the group of m - 1 sign multiplier products, further comprises m - 2 blocks level offset, m - 2 group elements And, in each K-th group contains 2

^{k+1}elements And m - 1 groups of keys that contains every r-th (r = 1,...,m - 1) group 2

^{r}keys. 1 Il. The invention relates to the field of automatic control and computer science and is a forming device functions Faber-Sauder, which can be used in spectrum analyzers Faber-Sauder and as an independent generator.Known digital generator orthogonal functions containing ring the register number function, the register arguments, an element And a bit shift register, the block is converted into the owls, additional conversion unit direct code in additional and a multiplier unit. The purpose of the generator is the formation of customary and quadratic functions Faber-Sauder. The downside of it is the complexity of the design.Also known a digital function generator containing a first trigger shift element And the second shift register, subtractive counter, two triggers, the processing unit packets of pulses, two element OR two elements OR NOT, modulo two, reverse the meter and the unit of comparison. The purpose of the digital function generator - formation in digital form of the Haar functions and Faber-Sauder. The downside of it is the difficulty.Known functional generator that contains a clock generator, a counter, m+1 integrators, keys, and items I. Purpose function generator - forming functions Faber-Sauder. The disadvantage is the excessive number of integrators, which complicated the design.Closest to the claimed is a device for generating signals Rademacher, containing a clock generator, the output of which is connected to the input m-bit binary counter (m is the number of generated signals Rademacher), m-1 adders in mo is uceni to the inputs of the i-th modulo two, integrator, m-1 sign multiplier, and m units of the level shifter, and the m-th bit output of the counter is connected to the input of the integrator, the output of the i-th modulo two to the significant input of the i-th landmark multiplier, information input and output of the i-th landmark multipliers connected respectively to the output (i+1)-th block of the level shifter and to the input of the i-th block of the level shifter, the output of the integrator is connected to the input of the m-th block of the level shifter, the outputs of all blocks of the level shifter are the outputs of the device. The purpose of the device - forming integral (piecewise linear) orthogonal signals Rademacher. The downside of it is the inability to form a complete system of signals, for example, Faber-Sauder.The aim of the invention is to expand the functional capabilities of the device by forming a complete system of functions Faber-Sauder and its simplification.The aim is achieved in that the forming device functions Faber-Sauder containing the oscillator, the output of which is connected to the input m-bit binary counter, m-1 adders modulo two (2

^{m}-1 - the number of generated functions), and the i-th and (i+1)-th (i = 1, 2, ..., m-1) bit outputs of the counter are connected to the inputs of the i-th is tcheka, a group of m blocks of the level shifter, the group of m-1 sign multiplier products, the yield of the i-th modulo two is connected to the sign input of the i-th landmark, the multiplier, the information input and output of the i-th landmark, the multiplier group of m-1 sign multiplier products connected respectively to the output (i+1)-th block of the level shifter and to the input of the i-th block of the level shifter group of m blocks offset level, further comprises m-2 blocks level offset, m-2 group elements And, in each k-th group contains 2

^{k+1}elements And m-1 groups of keys that contains every r-th (r = 1, 2, ..., m-1) group 2

^{r}keys, the output of each block level shifter group of m blocks offset level, except the first and m-th, is connected to the input of block offset additional groups of m-2 blocks level shifter, the output of the first block level shifter group of m blocks of the level shifter and output blocks level offset additional m-2 blocks level shifter connected to information inputs of the groups of keys, the output of the first block level shifter group of m blocks of the level shifter is connected to the information input of the two keys of the first group, the control inputs of which are connected with m-m direct and inverse outputs m-bit docinformation input (k+1)-th group of keys, the output of the integrator and outputs the keys of all groups of keys are information output device for generating functions Faber-saudara, the control inputs of the second and subsequent groups of keys are connected to the outputs of the first and subsequent groups of elements And the first and second input elements And the first group of elements And are paired with direct and inverse outputs of the m-th and (m-1)-th bits of the m-bit binary counter, and the output of each element And the first group of elements And is connected to the pair of inputs of two different elements And the second group of elements, And the other inputs of elements And the second group of elements And are connected, respectively, equally with the direct and inverse outputs (m-2)-th bit of m-bit binary counter and the outputs of elements And the second group of elements And is connected to the control inputs of the keys of the third group of keys, the inputs of each pair of elements And k-th group elements And are connected to the outputs of the elements And (r-1)-th group elements, And the other inputs connected, respectively, equally with the direct and inverse outputs (m-k)-th bit of m-bit binary counter, the outputs of the elements And the k-th group elements And is connected to the control inputs of keys (k+1)-th group of keys and are connected in pairs to the inputs of the TLD the functions Faber-saudara for the case of forming the fifteen functions. It contains a clock generator 1, the output of which is connected to the input of the four-digit binary counter 2, three adder 3 modulo two, the integrator 4, three iconic multiplier 5, a group of four blocks 6 level shifter and an additional group of two blocks of 6 level shifter, an additional three groups of keys 7 and two groups of elements And 8. The first group of keys consists of two key 7, the second four, and the third eight. The first group of elements And contains four elements And 8, and the second eight. In addition, there are fifteen of information outputs 9 - 23 devices. The outputs of the i-th and (i+1)-th (i = 1, 2, 3) digits of four-digit binary counter 2 are connected to the inputs of the i-th adder 3 modulo two. The fourth digit of the four-digit counter 2 is connected to the input of the integrator 4, the output of which is connected to the fourth input of the unit 6 level offset. The output of the i-th adder 3 modulo two is connected with the iconic sign of the i-th landmark of the multiplier 5. Information inputs and outputs of the i-th landmark of the multiplier 5 is connected to the output of the (i +1)-th block 6 level shifter and the input of the i-th block 6 level shifter group of four blocks of the level shifter. The outputs of blocks 6 level shifter group of four blocks offset level, except for per the block level offset. The output of the first block 6 level shifter group of four blocks of the level shifter is connected to information inputs of the two keys 7 of the first group of keys, the control inputs of which are connected respectively with the forward and inverse output of the fourth digit counter 2. The output of the first block 6 level offset from the additional group level shifter connected to information inputs of the four keys 7 of the second group of keys, and their control inputs connected to the outputs of the four elements And 8 of the first group of elements And. the First and second inputs of the various elements And 8 of the first group of elements And are paired with direct and inverse outputs of the fourth and third bits of the counter 2. The outputs of the elements And 8 of the first group of elements And connected in pairs to the inputs of two different elements And 8 of the second group of elements And. the output of the second block 6 level-shift an additional group of two blocks of the level shifter is connected to information inputs of the eight keys 7 of the third group of keys, control inputs connected to the outputs of the elements And 8 of the second group of elements And. Second input elements And 8 of the second group of elements And free from connection with the outputs of the elements And 8 of the first group of elements And are connected to porom way.At the start of the operation of the device clock pulses from the output of the generator 1 are fed to the input of counter 2, which generates signals Rademacher R

_{1}, R

_{2}, R

_{3}and R

_{4}. The signal Rademacher R

_{1}to the input of the integrator 4, which is integrated and transformed into a first triangular function Faber-chowder, which is removed from the output 9 of the device. This function is input to the third sign of the multiplier 5, the iconic entrance which served the function R

_{1}R

_{2}where the summation symbol in module two, causing its output to get the second integral function of HC, which is the third block 6 level shifter shifts the level and served simultaneously on the first block 6 level-shift an additional group of two blocks 6 level shifter and to the information input of the second sign of the multiplier 5. As a result of additional displacement in the first block 6 level-shift an additional group level offset at the output gain function, which period is represented by two consecutive triangular functions. They are for informational inputs two keys 7 of the first group of keys on the control inputs of which are served direct and inverse the AI Faber-Sauder. Sign sign-second sign of the multiplier 5 is function of R

_{2}R

_{3}in result of this, get a third integral function of HC, which is simultaneously fed to the second block 6 level-shift an additional group of two blocks 6 level-shift and on the information input of the first sign of the multiplier 5. The additional offset in block 6 level-shift the third integral Rademacher function into a function with interval defining four consecutive triangular functions, which act on the information inputs of the four keys 7 of the second group of keys that are managed by means of the elements And 8 of the first group of elements Acting On the first and second inputs of the first element And 8 of the first group of elements And serves the function R

_{1}and R

_{2}and have the function , so the first key 7 is open in the first quarter of the interval of definition of the function, and its output 12 receive a fourth function Faber-Sauder. The second key 7 with the control signal R

_{1}R is open in the second quarter of the interval of definition of the function, and its output 13 receive the fifth function Faber-Sauder. The third key 7 upravlyayuschuyu function Faber-Sauder. Similarly, the fourth key 7 of the second group key signal is only open for the last quarter of the interval of definition of the function, so the output 15 receive a seventh function Faber-Sauder.On symbolic input the first sign of the multiplier 5 is function of R

_{3}R

_{4}so its get a fourth integral function of HC, which is the first block 6 level shifter group of four blocks offset level shifted by the level and represents a consistent set of eight triangular functions on the interval of its determination. This function is served on the information input keys 7 of the third group of keys on the control inputs which served as the control , RR, R, RR, R, R, and , therefore, outputs 16 - 23 devices receive the remaining eight functions Faber-Sauder similar to that presented above. After sixteen cycles of operation, the device returns to its original state.Of the above, it follows that, first, the device really allows you to get desired functions Faber-saudara, and secondly, it really is easier known. The FORMING DEVICE FUNCTIONS FABER-SAUDER containing a clock generator, the output ceramic functions), moreover, the i-th and (i + 1)-th (i = 1, ..., m - 1) bit outputs of the counter are connected to the inputs of the i-th modulo two, the integrator, the input of which is connected to the m-th bit output m-bit binary counter, a group of m blocks of the level shifter, the group of m - 1 sign multiplier products, the yield of the i-th modulo two is connected to the sign input of the i-th coded multiplier, information input and output of the i-th landmark, the multiplier group of m - 1 sign multiplier products connected respectively to the output (i + 1)-th block of the level shifter and to the input of the i-th block of the level shifter group of blocks of the level shifter, characterized in that it additionally contains m - 2 blocks level offset, m - 2 group elements And, in each k-th group (k = 1, ..., m - 2) contains 2

^{k+1}elements And m - 1 groups of keys that contains every r-th (r = 1, ..., m - 1) group 2

^{r}keys, and the output of each block level shifter group of m blocks offset level, except the first and m-th, is connected to the input of the level-shift an additional group of m - 2 blocks level shifter, the output of the first block level shifter group of m blocks of the level shifter and output blocks level offset additional m - 2 blocks level shifter connected to the in of the level shifter is connected to the information input of the two keys of the first group, the control inputs of which are connected with m-m direct and inverse outputs m-bit binary counter, the output of the k-th block level offset additional groups of m - 2 blocks level shifter connected to information inputs (k + 1)-th group of keys, the output of the integrator and outputs the keys of all groups of keys are information output device for generating functions Faber-saudara, the control inputs of the second and subsequent groups of keys are connected to the outputs of the first and subsequent groups of elements And, the first and second input elements And the first group of elements And are paired with direct and inverse outputs of the m-th and (m - 1)-th bits of the m-bit binary counter, and the output of each element And the first group of elements And is connected to the pair of inputs of two different elements And the second group of elements, And the other inputs of elements And the second group of elements And are connected, respectively, equally with the direct and inverse outputs (m - 2)-th bit of m-bit binary counter, and the outputs of elements And the second group of elements And is connected to the control inputs of the keys of the third group of keys, the inputs of each pair of elements And k-th group elements And are connected to the outputs of the elements And (k - 1)-th group elements, And the rest of the about the counter, the outputs of the elements And the k-th group elements And is connected to the control inputs of keys (k + 1)-th group of keys and are connected in pairs to the inputs of two different elements, And (k + 1)-th group elements And.

**Same patents:**

FIELD: physics, computation equipment.

SUBSTANCE: generator of discrete orthogonal multilevel signals includes pacing generator, frequency splitter, Walsh function generation unit, three multiplier groups, 'NOT' element, switchboard, two control signal generation units, and amplifiers with variable amplification gain. Pacer generator output is connected to input of frequency splitter, output of which is connected to clock input of Walsh function generation unit, to first input of each multiplier of first group, and via 'NOT' element to first input of each amplifier of second group, to clock inputs of control signal generation units. Outputs of Walsh function generation unit are connected to first input of corresponding amplifier from third group, to master input of switchboard, and to data input of switchboard respectively. Switchboard output is connected to second inputs of all third group amplifiers. Output of one of the third group amplifiers is connected to second outputs of respective amplifiers from the first and second groups. Outputs of amplifiers from the first and second groups are connected to inputs of respective amplifiers with variable amplification gain. Outputs of control signal generation units are connected to master inputs of amplifiers with variable amplification gain, outputs of which are the device outputs.

EFFECT: enhanced jamming resistance of generated discrete orthogonal signals.

4 dwg, 2 tbl

FIELD: information technology.

SUBSTANCE: device has two counters, a group of AND elements, two half adders, a flip flop, four AND elements, two OR elements, two registers, three random pulse sequence generators, a bidirectional counter and a memory element.

EFFECT: broader functional capabilities owing to successive generation of Walsh functions with a random number, random pause between functions, with random phase shift of the generated Walsh functions and with random polarisation of Walsh functions in direct or inverted form.

1 dwg, 1 tbl

FIELD: electricity.

SUBSTANCE: generator of discrete orthogonal signals comprises a driving oscillator, a unit of Walsh functions generation, an element of single-sided conductivity, a four-digit cyclic shift register, a double-input commutator, a controller inverter and 2^{n} group multipliers.

EFFECT: increased energetic security of signals generated by a generator.

8 dwg, 3 tbl

FIELD: radio engineering, communication.

SUBSTANCE: shaping device of discrete orthogonal multilevel signals includes two switching devices and a signal delay unit. The fifth output of the Walsh function shaping unit is connected to control inputs of the first and the second switching devices, the fifth and the fifteenth outputs of the Walsh function shaping unit are connected to upper and lower information inputs of the first switching device respectively, the fifth and the thirteenth outputs of the Walsh function shaping unit are connected to upper and lower information inputs of the second switching device respectively; output of the second switching device is connected to input of the signal delay unit; the second output of the Walsh function shaping unit is connected to control input of the third switching device; outputs of the first switching device and the signal delay unit are connected to information inputs of the third switching device; output of the third switching device is connected to the first inputs of all multipliers; output of Walsh i-function of the Walsh function shaping unit is connected to the second inputs of all the multipliers; outputs of the multipliers are outputs of the shaper of discrete orthogonal functions.

EFFECT: increasing interference immunity of shaped discrete orthogonal signals.

3 dwg

FIELD: physics.

SUBSTANCE: generator contains a clock generator (1), a Walsh function generating unit (2), a pulse driver (3), a trigger (4), the first switch (5), the second switch (6), an adder (7), 2n multipliers (8) of the first group,2^{n} multipliers (9) of the second group,2^{n-1}-bit cyclic shift register (10), a controlled inverter (11), a frequency divider (12), a four-bit cyclic shift register (13), the first additional key (14), the second additional key (15), the third additional key (16), the fourth additional key (17), and a four-input adder (18).

EFFECT: expansion of functionality.

1 dwg