Device for controlling and correcting errors in a redundant modular code

 

(57) Abstract:

Device for controlling and correcting errors in a redundant modular code refers to computing and can be used in communication systems and information processing, operating with modular codes. The purpose of the invention is improving the performance of your device. The objective is achieved by changing the algorithm, parallelization of operations comparison of the number of intervals of the error distribution, the introduction of block 2 group elements compare to constant block 4 multipliers on the constant block 3 groups of elements OR device containing an input transducer 1 of the code, the output code Converter 7 and myCitadel 6. 1 Il.

The invention relates to computer technology and can be used in communication systems and information processing, operating with modular codes (codes in the system of residual classes - JUICE).

A device for detecting and correcting errors in arithmetic operations, containing the first and second registers of the control bits, the outputs of which are connected with the first inputs respectively of the first and second adders, the second inputs of which are connected with inputs of memory blocks, creationwiki inputs respectively of the first and second register control bits, the outputs are connected to first inputs respectively the fourth and fifth adders, the second inputs of which are connected to the outputs, respectively, the fourth and fifth adders, and the outputs of the third adder connected to inputs of the first and second blocks modular convolution whose outputs are connected to inputs of the third and fourth control registers bits [1].

However, this device has poor performance.

The closest to the essence of the technical solution of the invention is a device for error control in redundant modular code that contains the input code Converter, the inputs of which are the corresponding information input device, the computing unit of the amendments, the first input of which is connected to the first information input unit of analysis, control outputs which are the control outputs of the device, the power converting number into a continued fraction, myCitadel and output code Converter, and outputs the input of the code Converter connected to respective first inputs of vicites and information input unit converting number into a continued fraction, the outputs of which are connected with details which is connected to the corresponding second information input unit of analysis, inputs the output of the code Converter and are the first information output device, the control outputs of the unit of analysis connected to respective control inputs of the computing unit of the amendments and unit converting number into a continued fraction, installation inputs are combined and are the first installation input device, the first and second installation unit of analysis are respectively the second and third mounting the device inputs, the outputs of the output of the code Converter are second information output device [2].

However, this device has a low performance.

The aim of the invention is to increase speed.

The proposed device uses in its work the following. It is known that the presence of excess base in the information presented in the JUICE helps to detect errors. And at a certain volume excess (control) of the Foundation the opportunity not only to detect but also to localize and correct the error.

In modular code number is represented by a set of non-negative deductions1,2,3,....,n,n+1p=iand the full range of Pn=ithe value ofn= Pn- Pplet's call the excessive range. The errors one by one any Foundation puts the number of operating range in excess, provided

1<2< ... <n<n+1(1)

The error distribution in excess of the range is quite definitely and depends on the value of n+1. Ifn+1>nn+1there is the possibility largest wrong number And equal to

= (A+Aii)modPn, (2) Clearly identify the erroneous basis and the error value.

Knowingiyou can correct the wrong number

A = (-ii)modPn.

The boundaries of the intervals of the error distribution can be determined from the expression (2), if And to use numbers and Rp-1,

andito change from 1 to ai- 1.

P R I m m e R. Let1= 2,2= 3,3= 5 - working Foundation.n+1choose from a conditionn+1>nn-1, i.e.n+1=17, then Rp= 30, Pn= 510.

Define the boundaries of the intervals of the distribution of the errors in excess dia _ = [170-199];

base 3= 5,3= 1 _ = [306-335];

3= 2 _ = [102-131];

3= 3 _ = [408-437];

3= 4 _ = [204-233].

Error control on the base cover the entire excess of the range.

Let the result of the calculation on the output of the Converter JUICE in PZT received an incorrect number= 128 = (0, 2, 3, 9). Belonging to the interval determines the erroneous basis and the amount of error3= 2.

Make the patch number =128:

A = (128 - 2 306) mod 510 = 26 = (0, 2, 1, 9).

When running this algorithm assumes that the control base has sufficient reliability and error on it not happening.

The drawing shows a functional diagram of the device.

Device for controlling and correcting errors in a redundant modular code contains an input transducer 1 code block 2 group schemes compare to constant block 3 groups of items OR unit 4 multipliers, block 5 elements OR, myCitadel 6, the output of the code Converter 7, the information inputs 8 device, the first information outputs 9, the second information outputs 10 devices.

An input transducer 1 of the code provides the conversion code in the remains of the actual synchronization, and mnogotomnogo devices (chains are required synchronization for graphic materials are not shown, but their presence for this case is assumed).

Unit 2 group schemes comparison with constant consists of K =(i-1)combinational circuits (for example in the description, To = 7), performing a comparison of the numbers from the Converter output code 1 at intervals of the distribution of the errors. Each comparison circuit corresponds to only one interval, it is certaini. Moreover, when injected into the interval of any of the comparison circuit at its output is formed corresponding to the value ofiotherwise output "0".

Block 3 groups of elements OR consists of n groups log2] i-1[(i-1)-vchodove elements OR the representation of the values i-1iin binary code andi-1 (i-1)-vchodove elements OR the representation of the unitary code.

Unit 4 multipliers constant consists of n multipliers modulo Pncarrying out the multiplication valueithe corresponding orthogonal basisiand can be done in a table (most preferred) or in summary form.

Unit 5 items OR mastoidotomy elements OR the representation of the unitary code.

MyCitadel 6 carries out a subtraction operation, and can be both tabular and summary type. The output of the code Converter 7 converts the positional code in fixed modular code. This Converter as an input transducer 1 can be implemented in combinational or registered form.

The proposed device operates as follows.

For informational inputs 8 input transducer 1 filed number in modular form1,2, ... ,n, n+1through time, defined transition in the Converter 1. Its output is set to the number of AND1in the positional code, which is supplied to the unit 2 group schemes comparison with a constant. Here are possible options: either the number correctly, i.e., A1< Ppor wrong, i.e., A1> Rp. If the number is correct and does not fall within one interval of the distribution of the errors, the outputs of the circuits of the comparison is set to "0", which pass through the block gruppy elements OR to the inputs of block 4 multipliers, the outputs of which value is also equal to "0". These values come through the block 5 elements OR input wichitaeagle wichitaclony outputs 9 device and the input of the output transducer 7 code without changes. The second information output device 10, you receive a number AND1in modular code without changes.

If the number of a1mistakenly (AND1>Rp) on any working basis, it falls into the magnitude of the error interval of the comparison circuit with a constant unit 2, the output of which sets the magnitude of the errori. Having a group of items OR unit 3, it is served on the appropriate multiplier block 4, where the modulo multiplication with the magnitude of the orthogonal basisi. Then, after passing through the block 5 elements OR, the value ofii. is input to wichitaeagle of vicites 6, at the entrance of reducing which has a value AND1. From the output of vicites 6 fixed number AND1goes to the first information outputs 9 of the device and to the input of the output transducer 7 code after conversion to modular code number AND1supplied to the second information outputs of the device 10. The advantages of the proposed device in comparison with the base object. In the base object's speed is determined by the number of members of the decay chain fraction, [ao, a1,...]. corresponding to the number of clock cycles, and the maximum possible is n-1the number of cycles is not less than four. With increasing values of both the employees and control the number of cycles increases.

In the proposed device by parallel comparison operations incorrect number of intervals of the distribution of the errors is achieved maximum performance.

DEVICE FOR CONTROLLING AND CORRECTING ERRORS IN a REDUNDANT MODULAR CODE that contains the input code Converter, the inputs of which are information input device, an output connected to the first input of myCitadel, the output of which is connected to the input of the output of the code Converter and is the first information output device outputs the output of the Converter is a second information output device, wherein, to improve the performance of your device, enter the unit groups of elements of comparison, the block groups of elements OR block multipliers and block elements OR, the output of which is connected to a second input of myCitadel, the inputs of the elements of the comparison of all groups of blocks are connected and are connected to the output of the code Converter, the outputs of the elements of the comparison of each group unit connected to respective inputs of respective multipliers block, the outputs are connected to respective inputs of block elements OR.

 

Same patents:

The decoding device // 2007866
The invention relates to communication technology, and in particular to devices for decoding information encoded block correction code, and can be used in communication systems with replay code words

The invention relates to a multi-valued error-correcting coding for the protection of the transmitted channel information from failures caused by interference

The invention relates to telecommunication and computer engineering and can be used to enhance noise immunity in the transmission and processing of digital information, in particular in digital audio

The invention relates to telecommunication and computer engineering and can be used to enhance noise immunity in the transmission and processing of digital information, in particular in digital video recording

The invention relates to computer technology, telecommunication and can be used at the receiving side communication systems for encoding binary

FIELD: Witterby algorithm applications.

SUBSTANCE: system has first memory element for storing metrics of basic states, multiplexer, capable of selection between first and second operating routes on basis of even and odd time step, adding/comparing/selecting mechanism, which calculates metrics of end states for each state metric. Second memory element, connected to adding/comparing/selecting mechanism and multiplexer is used for temporary storage of end states metrics. Multiplexer selects first operating route during even time steps and provides basic states metrics, extracted from first memory element, to said mechanism to form end state metrics. During odd cycles multiplexer picks second operating route for access to second memory element and use of previously calculated end state metrics as metrics of intermediate source states.

EFFECT: higher efficiency.

2 cl, 9 dwg

FIELD: communications engineering.

SUBSTANCE: proposed device and method for mobile code-division multiple access communication system including device for transferring channel of backward-link transmission speed indicator afford generation of optimal code words ensuring optimal coding for all types of coding procedures from optimal type (24.1) up to optimal coding procedure 24.7 and supporting all optimal-coding devices.

EFFECT: optimized capacity.

74 cl, 21 dwg, 44 tbl

FIELD: communications engineering; network remote measuring and control systems.

SUBSTANCE: proposed noise-immune cyclic code codec designed for data transfer without pre-phasing has on sending end code-word information section shaper incorporating shift-register memory elements, units for computing verifying parts of noise-immune code of code-word information section, and modulo two adder of code-word information section shaper; code-word synchronizing section shaper and modulo two adder of code-word synchronizing section; on receiving end it has binary filter incorporating binary-filter shift register memory elements, computing units for verifying parts of binary-filter noise-immune code, and binary-filter modulo two adder; shift register of code word information section; decoder; accumulator; error correction unit; unit for shaping synchronizing section of code word; and modulo two adder units.

EFFECT: enhanced speed of device.

1 cl, 1 dwg

FIELD: communications engineering; network remote measuring and control systems.

SUBSTANCE: proposed noise-immune cyclic code codec designed for data transfer without pre-phasing has on sending end code-word information section shaper incorporating shift-register memory elements, units for computing verifying parts of noise-immune code of code-word information section, and modulo two adder of code-word information section shaper; code-word synchronizing section shaper and modulo two adder of code-word synchronizing section; on receiving end it has binary filter incorporating binary-filter shift register memory elements, computing units for verifying parts of binary-filter noise-immune code, and binary-filter modulo two adder; shift register of code word information section; decoder; accumulator; error correction unit; unit for shaping synchronizing section of code word; and modulo two adder units.

EFFECT: enhanced speed of device.

1 cl, 1 dwg

FIELD: communication systems.

SUBSTANCE: method includes generating sets of sub-codes of quasi-additional turbo-codes with given encoding speeds, and given sub-codes are reorganized as a set of sub-codes with another encoding speed for use in next transfer of sub-code with given encoding speed.

EFFECT: higher efficiency.

9 cl, 13 dwg

FIELD: data transfer technologies.

SUBSTANCE: method includes segmentation of length N of quasi-complementary turbo-codes on preset amount of sections, determining identifiers of sub-code packets appropriate for segmented portions, setting of said packets separated for initial transfer of sub-code, calculation of number of remaining symbols in form N-Fs, where N - length of quasi-complementary turbo-codes, and Fs - position of start symbol of sub-code of quasi-complementary turbo-codes, determining position of symbol of remaining symbols in amount equal to sub-codes amount, which have to be sent and serial transfer of sub-code symbols from position of starting symbol Fs to position of last symbol Ls.

EFFECT: higher efficiency.

5 cl, 17 dwg

FIELD: communications engineering.

SUBSTANCE: method includes selecting one combination among given combinations, appropriate for several or every generated symbols of code word to transmit generated symbols of code word with length of sub-packet, determined in accordance to data transfer speed, information, appropriate for data transfer speed, is read, also based on length of sub-packet and chosen combination, from a table, wherein identification information, pointing at data transfer speed, sub-packet length and selected combination, is, is previously displayed for given information, and generated code word symbols are transmitted in accordance to read information and in accordance to selected combination.

EFFECT: possible check transmission of information by means of hybrid automatic repeat query for increasing carrying capacity during high-speed information transfer.

4 cl, 16 dwg, 6 tbl

FIELD: communications engineering; simulating digital communication channels with separate and grouping errors.

SUBSTANCE: proposed method includes evaluation of set of communication channel states S0,S1, ..., Sm - 1 and calculation of conditional error probabilities P(e/s) in each state s" i = 0, ..., m - 1 of communication channel, and error acquisition in communication channel in compliance with conditional error probability for current state of communication channel; in the process probability of error-free interval p(0i) of i bits is found, and conditional probabilities p(0i1/11), p(0i1/01) of error-free intervals of i bits are calculated with respect to them basing on probabilities p(0i) and using recurrent rules during each current time interval and preceding one on condition that for error generation use is made of two states of communication channel corresponding to combination of errors 11 or 01; random number p uniformly distributed within interval between 0 and 1 is generated; conditional probabilities p(0i1/11), p(0i1/01) are summed up starting from i = 0 resulting in sequence 0k1 that constitutes bit-by-bit stream of communication channel errors.

EFFECT: enhanced speed.

1 cl, 1 tbl

FIELD: communications engineering; data transfer, telemetering, and telecontrol systems.

SUBSTANCE: proposed codec has on sending end code-word data part shaper whose output and that of code-word synchronizing part shaper are connected to modulo two adder input; on receiving end it has binary filter whose code-word data part shaper output is connected to accumulator connected to synchronizing sequence decoder and to error connection unit whose outputs are connected to respective inverting inputs of code-word data part shaper; output of the latter functions as data output of device; output of binary-filter code-word synchronizing part is connected through switching unit to input of code-word data part shaping unit; synchronizing sequence decoder output is connected to control input of switching unit and to error correction unit input; on receiving end accumulator outputs are connected to inputs of code-word data part shift decoder whose output is connected to input of delay circuit whose output functions as second control input of switching unit and as synchronizing output of device.

EFFECT: enhanced noise immunity.

1 cl, 1 dwg

FIELD: coding in communication systems.

SUBSTANCE: proposed partial reverse bit-order interleaver (P-RBO) functions to sequentially column-by-column configure input data stream of size N in matrix that has 2m lines and (J - 1) columns, as well as R lines in J column, to interleave configured data, and to read out interleaved data from lines.

EFFECT: optimized interleaving parameters complying with interleaver size.

4 cl, 7 dwg, 3 tbl

Up!